| /linux-5.19.10/drivers/gpu/drm/amd/pm/powerplay/inc/ |
| D | polaris10_pwrvirus.h | 1545 { 0x00000000, mmCP_HQD_ACTIVE },
1548 { 0x00000001, mmCP_HQD_ACTIVE },
1550 { 0x00000000, mmCP_HQD_ACTIVE },
1553 { 0x00000001, mmCP_HQD_ACTIVE },
1555 { 0x00000000, mmCP_HQD_ACTIVE },
1558 { 0x00000001, mmCP_HQD_ACTIVE },
1560 { 0x00000000, mmCP_HQD_ACTIVE },
1563 { 0x00000001, mmCP_HQD_ACTIVE },
1565 { 0x00000000, mmCP_HQD_ACTIVE },
1568 { 0x00000001, mmCP_HQD_ACTIVE },
[all …]
|
| /linux-5.19.10/drivers/gpu/drm/amd/amdgpu/ |
| D | amdgpu_amdkfd_gfx_v7.c | 196 WREG32(mmCP_HQD_ACTIVE, data); in kgd_hqd_load()
328 act = RREG32(mmCP_HQD_ACTIVE); in kgd_hqd_is_occupied()
444 temp = RREG32(mmCP_HQD_ACTIVE); in kgd_hqd_destroy()
|
| D | amdgpu_amdkfd_gfx_v8.c | 220 WREG32(mmCP_HQD_ACTIVE, data); in kgd_hqd_load()
360 act = RREG32(mmCP_HQD_ACTIVE); in kgd_hqd_is_occupied()
479 temp = RREG32(mmCP_HQD_ACTIVE); in kgd_hqd_destroy()
|
| D | amdgpu_amdkfd_gfx_v10.c | 280 WREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE, data); in kgd_hqd_load()
479 act = RREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE); in kgd_hqd_is_occupied()
608 temp = RREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE); in kgd_hqd_destroy()
|
| D | amdgpu_amdkfd_gfx_v9.c | 292 WREG32_RLC(SOC15_REG_OFFSET(GC, 0, mmCP_HQD_ACTIVE), data); in kgd_gfx_v9_hqd_load()
491 act = RREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE); in kgd_gfx_v9_hqd_is_occupied()
559 temp = RREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE); in kgd_gfx_v9_hqd_destroy()
|
| D | amdgpu_amdkfd_gfx_v10_3.c | 267 WREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE, data); in hqd_load_v10_3()
466 act = RREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE); in hqd_is_occupied_v10_3()
532 temp = RREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE); in hqd_destroy_v10_3()
|
| D | gfx_v9_0.c | 3591 if (RREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE) & 1) { in gfx_v9_0_kiq_init_register()
3594 if (!(RREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE) & 1)) in gfx_v9_0_kiq_init_register()
3673 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_ACTIVE, in gfx_v9_0_kiq_init_register()
3688 if (RREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE) & 1) { in gfx_v9_0_kiq_fini_register()
3693 if (!(RREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE) & 1)) in gfx_v9_0_kiq_fini_register()
3702 WREG32_SOC15_RLC(GC, 0, mmCP_HQD_ACTIVE, 0); in gfx_v9_0_kiq_fini_register()
|
| D | mes_v10_1.c | 829 WREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE, mqd->cp_hqd_active);
|
| D | gfx_v7_0.c | 2868 if (RREG32(mmCP_HQD_ACTIVE) & 1) { in gfx_v7_0_mqd_deactivate()
2871 if (!(RREG32(mmCP_HQD_ACTIVE) & 1)) in gfx_v7_0_mqd_deactivate()
3026 for (mqd_reg = mmCP_MQD_BASE_ADDR; mqd_reg <= mmCP_HQD_ACTIVE; mqd_reg++) in gfx_v7_0_mqd_commit()
|
| D | gfx_v8_0.c | 4407 if (RREG32(mmCP_HQD_ACTIVE) & CP_HQD_ACTIVE__ACTIVE_MASK) { in gfx_v8_0_deactivate_hqd()
4410 if (!(RREG32(mmCP_HQD_ACTIVE) & CP_HQD_ACTIVE__ACTIVE_MASK)) in gfx_v8_0_deactivate_hqd()
4615 for (mqd_reg = mmCP_MQD_BASE_ADDR; mqd_reg <= mmCP_HQD_ACTIVE; mqd_reg++) in gfx_v8_0_mqd_commit()
|
| D | gfx_v10_0.c | 6955 WREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE, 0); in gfx_v10_0_kiq_init_register()
6961 if (RREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE) & 1) { in gfx_v10_0_kiq_init_register()
6964 if (!(RREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE) & 1)) in gfx_v10_0_kiq_init_register()
7047 WREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE, in gfx_v10_0_kiq_init_register()
|
| /linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gca/ |
| D | gfx_7_0_d.h | 569 #define mmCP_HQD_ACTIVE 0x3247 macro
|
| D | gfx_7_2_d.h | 582 #define mmCP_HQD_ACTIVE 0x3247 macro
|
| D | gfx_8_0_d.h | 632 #define mmCP_HQD_ACTIVE 0x3247 macro
|
| D | gfx_8_1_d.h | 632 #define mmCP_HQD_ACTIVE 0x3247 macro
|
| /linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gc/ |
| D | gc_9_0_offset.h | 2823 #define mmCP_HQD_ACTIVE … macro
|
| D | gc_9_1_offset.h | 3051 #define mmCP_HQD_ACTIVE … macro
|
| D | gc_9_2_1_offset.h | 3007 #define mmCP_HQD_ACTIVE … macro
|
| D | gc_10_1_0_offset.h | 5287 #define mmCP_HQD_ACTIVE … macro
|
| D | gc_10_3_0_offset.h | 4922 #define mmCP_HQD_ACTIVE … macro
|