Home
last modified time | relevance | path

Searched refs:mmCPU_PLL_DIV_SEL_3 (Results 1 – 2 of 2) sorted by relevance

/linux-5.19.10/drivers/misc/habanalabs/include/goya/asic_reg/
Dcpu_pll_regs.h66 #define mmCPU_PLL_DIV_SEL_3 0x4A228C macro
/linux-5.19.10/drivers/misc/habanalabs/goya/
Dgoya.c1424 WREG32(mmCPU_PLL_DIV_SEL_3, 0x0); in goya_set_pll_refclk()