Home
last modified time | relevance | path

Searched refs:mmATC_L2_CACHE_DATA1_BASE_IDX (Results 1 – 6 of 6) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/mmhub/
Dmmhub_1_0_offset.h1245 #define mmATC_L2_CACHE_DATA1_BASE_IDX … macro
Dmmhub_9_1_offset.h1277 #define mmATC_L2_CACHE_DATA1_BASE_IDX … macro
Dmmhub_9_3_0_offset.h1261 #define mmATC_L2_CACHE_DATA1_BASE_IDX … macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_offset.h1139 #define mmATC_L2_CACHE_DATA1_BASE_IDX … macro
Dgc_9_1_offset.h1172 #define mmATC_L2_CACHE_DATA1_BASE_IDX … macro
Dgc_9_2_1_offset.h1110 #define mmATC_L2_CACHE_DATA1_BASE_IDX … macro