Searched refs:min_dst_y_next_start (Results 1 – 15 of 15) sorted by relevance
| /linux-5.19.10/drivers/gpu/drm/amd/display/dc/dcn21/ |
| D | dcn21_hubp.c | 359 MIN_DST_Y_NEXT_START, &dlg_attr.min_dst_y_next_start); in hubp21_validate_dml_output()
374 if (dlg_attr.min_dst_y_next_start != dml_dlg_attr->min_dst_y_next_start) in hubp21_validate_dml_output()
376 dml_dlg_attr->min_dst_y_next_start, dlg_attr.min_dst_y_next_start); in hubp21_validate_dml_output()
|
| /linux-5.19.10/drivers/gpu/drm/amd/display/dc/dcn20/ |
| D | dcn20_hubp.c | 92 MIN_DST_Y_NEXT_START, dlg_attr->min_dst_y_next_start); in hubp2_program_deadline()
1090 MIN_DST_Y_NEXT_START, &dlg_attr->min_dst_y_next_start); in hubp2_read_state_common()
1394 MIN_DST_Y_NEXT_START, &dlg_attr.min_dst_y_next_start); in hubp2_validate_dml_output()
1409 if (dlg_attr.min_dst_y_next_start != dml_dlg_attr->min_dst_y_next_start) in hubp2_validate_dml_output()
1411 dml_dlg_attr->min_dst_y_next_start, dlg_attr.min_dst_y_next_start); in hubp2_validate_dml_output()
|
| /linux-5.19.10/drivers/gpu/drm/amd/display/dc/dml/ |
| D | display_rq_dlg_helpers.c | 203 dlg_regs->min_dst_y_next_start); in print__dlg_regs_st()
|
| D | display_mode_structs.h | 448 unsigned int min_dst_y_next_start; member
|
| D | dml1_display_rq_dlg_calc.c | 1175 disp_dlg_regs->min_dst_y_next_start = (unsigned int) (((double) dlg_vblank_start in dml1_rq_dlg_get_dlg_params()
1177 ASSERT(disp_dlg_regs->min_dst_y_next_start < (unsigned int) dml_pow(2, 18)); in dml1_rq_dlg_get_dlg_params()
1189 disp_dlg_regs->min_dst_y_next_start); in dml1_rq_dlg_get_dlg_params()
|
| D | display_mode_vba.h | 110 dml_get_pipe_attr_decl(min_dst_y_next_start);
|
| D | display_mode_vba.c | 167 dml_get_pipe_attr_func(min_dst_y_next_start, mode_lib->vba.MIN_DST_Y_NEXT_START);
|
| /linux-5.19.10/drivers/gpu/drm/amd/display/dc/dml/dcn31/ |
| D | display_rq_dlg_calc_31.c | 1083 disp_dlg_regs->min_dst_y_next_start = (unsigned int) (((double) dlg_vblank_start) * dml_pow(2, 2)); in dml_rq_dlg_get_dlg_params()
1094 disp_dlg_regs->optimized_min_dst_y_next_start = disp_dlg_regs->min_dst_y_next_start; in dml_rq_dlg_get_dlg_params()
1096 ASSERT(disp_dlg_regs->min_dst_y_next_start < (unsigned int)dml_pow(2, 18)); in dml_rq_dlg_get_dlg_params()
1099 …ML_DLG: %s: min_dst_y_next_start = 0x%0x\n", __func__, disp_dlg_regs->min_dst_y_next_start); in dml_rq_dlg_get_dlg_params()
|
| /linux-5.19.10/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| D | display_rq_dlg_calc_20.c | 945 disp_dlg_regs->min_dst_y_next_start = (unsigned int) ((double) dlg_vblank_start * dml_pow(2, 2)); in dml20_rq_dlg_get_dlg_params()
946 ASSERT(disp_dlg_regs->min_dst_y_next_start < (unsigned int) dml_pow(2, 18)); in dml20_rq_dlg_get_dlg_params()
962 disp_dlg_regs->min_dst_y_next_start); in dml20_rq_dlg_get_dlg_params()
|
| D | display_rq_dlg_calc_20v2.c | 945 disp_dlg_regs->min_dst_y_next_start = (unsigned int) (((double) dlg_vblank_start in dml20v2_rq_dlg_get_dlg_params()
947 ASSERT(disp_dlg_regs->min_dst_y_next_start < (unsigned int) dml_pow(2, 18)); in dml20v2_rq_dlg_get_dlg_params()
963 disp_dlg_regs->min_dst_y_next_start); in dml20v2_rq_dlg_get_dlg_params()
|
| /linux-5.19.10/drivers/gpu/drm/amd/display/dc/dml/dcn21/ |
| D | display_rq_dlg_calc_21.c | 991 disp_dlg_regs->min_dst_y_next_start = (unsigned int) (((double) dlg_vblank_start) * dml_pow(2, 2)); in dml_rq_dlg_get_dlg_params()
992 ASSERT(disp_dlg_regs->min_dst_y_next_start < (unsigned int)dml_pow(2, 18)); in dml_rq_dlg_get_dlg_params()
1013 disp_dlg_regs->min_dst_y_next_start); in dml_rq_dlg_get_dlg_params()
|
| /linux-5.19.10/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
| D | display_rq_dlg_calc_30.c | 1147 disp_dlg_regs->min_dst_y_next_start = (unsigned int)(((double)dlg_vblank_start in dml_rq_dlg_get_dlg_params()
1149 ASSERT(disp_dlg_regs->min_dst_y_next_start < (unsigned int)dml_pow(2, 18)); in dml_rq_dlg_get_dlg_params()
1165 disp_dlg_regs->min_dst_y_next_start); in dml_rq_dlg_get_dlg_params()
|
| /linux-5.19.10/drivers/gpu/drm/amd/display/dc/dcn10/ |
| D | dcn10_hubp.c | 599 MIN_DST_Y_NEXT_START, dlg_attr->min_dst_y_next_start); in hubp1_program_deadline()
908 MIN_DST_Y_NEXT_START, &dlg_attr->min_dst_y_next_start); in hubp1_read_state_common()
|
| D | dcn10_hw_sequencer_debug.c | 260 …s[i]->inst, dlg_regs->refcyc_h_blank_end, dlg_regs->dlg_vblank_end, dlg_regs->min_dst_y_next_start, in dcn10_get_dlg_states()
|
| D | dcn10_hw_sequencer.c | 238 …s[i]->inst, dlg_regs->refcyc_h_blank_end, dlg_regs->dlg_vblank_end, dlg_regs->min_dst_y_next_start, in dcn10_log_hubp_states()
|