Home
last modified time | relevance | path

Searched refs:max_banks (Results 1 – 4 of 4) sorted by relevance

/linux-5.19.10/arch/x86/events/amd/
Diommu.c40 u8 max_banks; member
157 int max_banks = piommu->max_banks; in get_next_avail_iommu_bnk_cntr() local
164 for (bank = 0; bank < max_banks; bank++) { in get_next_avail_iommu_bnk_cntr()
188 int max_banks, max_cntrs; in clear_avail_iommu_bnk_cntr() local
191 max_banks = perf_iommu->max_banks; in clear_avail_iommu_bnk_cntr()
194 if ((bank > max_banks) || (cntr > max_cntrs)) in clear_avail_iommu_bnk_cntr()
431 perf_iommu->max_banks = amd_iommu_pc_get_max_banks(idx); in init_one_iommu()
435 !perf_iommu->max_banks || in init_one_iommu()
446 idx, perf_iommu->max_banks, perf_iommu->max_counters); in init_one_iommu()
/linux-5.19.10/drivers/mtd/nand/raw/
Dcadence-nand-controller.c444 u8 max_banks; member
901 cdns_ctrl->caps2.max_banks = 1 << FIELD_GET(CTRL_FEATURES_N_BANKS, reg); in cadence_nand_get_caps()
2733 if (cs >= cdns_ctrl->caps2.max_banks) { in cadence_nand_chip_init()
2736 cs, cdns_ctrl->caps2.max_banks); in cadence_nand_chip_init()
2800 int max_cs = cdns_ctrl->caps2.max_banks; in cadence_nand_chips_init()
/linux-5.19.10/drivers/iommu/amd/
Damd_iommu_types.h636 u8 max_banks; member
Dinit.c1745 iommu->max_banks = (u8) ((val >> 12) & 0x3f); in init_iommu_perf_ctr()
3290 return iommu->max_banks; in amd_iommu_pc_get_max_banks()
3330 max_offset_lim = (u32)(((0x40 | iommu->max_banks) << 12) | in iommu_pc_get_set_reg()