Home
last modified time | relevance | path

Searched refs:ixSINK_DESCRIPTION5 (Results 1 – 16 of 16) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h337 #define ixSINK_DESCRIPTION5 0x000A macro
Ddce_8_0_d.h5401 #define ixSINK_DESCRIPTION5 0xa macro
Ddce_10_0_d.h6635 #define ixSINK_DESCRIPTION5 0xa macro
Ddce_11_0_d.h6797 #define ixSINK_DESCRIPTION5 0xa macro
Ddce_11_2_d.h8142 #define ixSINK_DESCRIPTION5 0xa macro
Ddce_12_0_offset.h18067 #define ixSINK_DESCRIPTION5 macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_offset.h7350 #define ixSINK_DESCRIPTION5 macro
Ddcn_3_0_1_offset.h12193 #define ixSINK_DESCRIPTION5 macro
Ddcn_1_0_offset.h13037 #define ixSINK_DESCRIPTION5 macro
Ddcn_2_1_0_offset.h12797 #define ixSINK_DESCRIPTION5 macro
Ddcn_3_1_2_offset.h14007 #define ixSINK_DESCRIPTION5 macro
Ddcn_3_1_5_offset.h14113 #define ixSINK_DESCRIPTION5 macro
Ddcn_3_0_2_offset.h15082 #define ixSINK_DESCRIPTION5 macro
Ddcn_3_1_6_offset.h14604 #define ixSINK_DESCRIPTION5 macro
Ddcn_2_0_0_offset.h16461 #define ixSINK_DESCRIPTION5 macro
Ddcn_3_0_0_offset.h16804 #define ixSINK_DESCRIPTION5 macro