Searched refs:ixCG_SPLL_FUNC_CNTL (Results 1 – 11 of 11) sorted by relevance
| /linux-5.19.10/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
| D | fiji_baco.c | 62 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL },
83 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL },
|
| D | ci_baco.c | 64 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL },
94 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL },
|
| D | polaris_baco.c | 61 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL },
153 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL },
|
| D | tonga_baco.c | 62 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL },
85 { CMD_WRITE, mmGCK_SMC_IND_INDEX, 0, 0, 0, ixCG_SPLL_FUNC_CNTL },
|
| D | smu7_hwmgr.c | 4734 cgs_read_ind_register(hwmgr->device, CGS_IND_REG__SMC, ixCG_SPLL_FUNC_CNTL); in smu7_read_clock_registers()
|
| /linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/smu/ |
| D | smu_7_0_0_d.h | 45 #define ixCG_SPLL_FUNC_CNTL 0xc0500140 macro
|
| D | smu_7_1_1_d.h | 45 #define ixCG_SPLL_FUNC_CNTL 0xc0500140 macro
|
| D | smu_7_0_1_d.h | 45 #define ixCG_SPLL_FUNC_CNTL 0xc0500140 macro
|
| D | smu_7_1_2_d.h | 45 #define ixCG_SPLL_FUNC_CNTL 0xc0500140 macro
|
| D | smu_7_1_3_d.h | 48 #define ixCG_SPLL_FUNC_CNTL 0xc0500140 macro
|
| D | smu_7_1_0_d.h | 45 #define ixCG_SPLL_FUNC_CNTL 0xc0500140 macro
|