Home
last modified time | relevance | path

Searched refs:ixAZALIA_INPUT_CRC0_CHANNEL6 (Results 1 – 14 of 14) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_10_0_d.h6701 #define ixAZALIA_INPUT_CRC0_CHANNEL6 0x6 macro
Ddce_11_0_d.h6863 #define ixAZALIA_INPUT_CRC0_CHANNEL6 0x6 macro
Ddce_11_2_d.h8208 #define ixAZALIA_INPUT_CRC0_CHANNEL6 0x6 macro
Ddce_12_0_offset.h18090 #define ixAZALIA_INPUT_CRC0_CHANNEL6 … macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_offset.h7373 #define ixAZALIA_INPUT_CRC0_CHANNEL6 … macro
Ddcn_3_0_1_offset.h12216 #define ixAZALIA_INPUT_CRC0_CHANNEL6 … macro
Ddcn_1_0_offset.h13060 #define ixAZALIA_INPUT_CRC0_CHANNEL6 … macro
Ddcn_2_1_0_offset.h12820 #define ixAZALIA_INPUT_CRC0_CHANNEL6 … macro
Ddcn_3_1_2_offset.h14030 #define ixAZALIA_INPUT_CRC0_CHANNEL6 … macro
Ddcn_3_1_5_offset.h14136 #define ixAZALIA_INPUT_CRC0_CHANNEL6 … macro
Ddcn_3_0_2_offset.h15105 #define ixAZALIA_INPUT_CRC0_CHANNEL6 … macro
Ddcn_3_1_6_offset.h14627 #define ixAZALIA_INPUT_CRC0_CHANNEL6 … macro
Ddcn_2_0_0_offset.h16484 #define ixAZALIA_INPUT_CRC0_CHANNEL6 … macro
Ddcn_3_0_0_offset.h16827 #define ixAZALIA_INPUT_CRC0_CHANNEL6 … macro