Home
last modified time | relevance | path

Searched refs:imm12 (Results 1 – 5 of 5) sorted by relevance

/linux-5.19.10/arch/arm64/net/
Dbpf_jit.h143 #define A64_ADDSUB_IMM(sf, Rd, Rn, imm12, type) \ argument
144 aarch64_insn_gen_add_sub_imm(Rd, Rn, imm12, \
147 #define A64_ADD_I(sf, Rd, Rn, imm12) A64_ADDSUB_IMM(sf, Rd, Rn, imm12, ADD) argument
148 #define A64_SUB_I(sf, Rd, Rn, imm12) A64_ADDSUB_IMM(sf, Rd, Rn, imm12, SUB) argument
149 #define A64_ADDS_I(sf, Rd, Rn, imm12) \ argument
150 A64_ADDSUB_IMM(sf, Rd, Rn, imm12, ADD_SETFLAGS)
151 #define A64_SUBS_I(sf, Rd, Rn, imm12) \ argument
152 A64_ADDSUB_IMM(sf, Rd, Rn, imm12, SUB_SETFLAGS)
154 #define A64_CMN_I(sf, Rn, imm12) A64_ADDS_I(sf, A64_ZR, Rn, imm12) argument
156 #define A64_CMP_I(sf, Rn, imm12) A64_SUBS_I(sf, A64_ZR, Rn, imm12) argument
/linux-5.19.10/arch/arm/kernel/
Dphys2virt.S158 @ rotation value. (The effective value of the immediate is imm12<7:0>
159 @ rotated right by [2 * imm12<11:8>] bits)
163 @ ADD | cond | 0 0 1 0 1 0 0 0 | Rn | Rd | imm12 |
164 @ SUB | cond | 0 0 1 0 0 1 0 0 | Rn | Rd | imm12 |
165 @ MOV | cond | 0 0 1 1 1 0 1 0 | Rn | Rd | imm12 |
166 @ MVN | cond | 0 0 1 1 1 1 1 0 | Rn | Rd | imm12 |
179 @ MOVW | cond | 0 0 1 1 0 0 0 0 | imm4 | Rd | imm12 |
194 bfc ip, #0, #12 @ clear imm12 field of MOV[W] instruction
/linux-5.19.10/arch/riscv/kernel/
Dmodule.c51 u32 imm12 = (offset & 0x1000) << (31 - 12); in apply_r_riscv_branch_rela() local
56 *location = (*location & 0x1fff07f) | imm12 | imm11 | imm10_5 | imm4_1; in apply_r_riscv_branch_rela()
/linux-5.19.10/arch/arm/net/
Dbpf_jit_32.c311 static u32 arm_bpf_ldst_imm12(u32 op, u8 rt, u8 rn, s16 imm12) in arm_bpf_ldst_imm12() argument
314 if (imm12 >= 0) in arm_bpf_ldst_imm12()
317 imm12 = -imm12; in arm_bpf_ldst_imm12()
318 return op | (imm12 & ARM_INST_LDST__IMM12); in arm_bpf_ldst_imm12()
439 int imm12 = imm8m(val); in emit_mov_i() local
441 if (imm12 >= 0) in emit_mov_i()
442 emit(ARM_MOV_I(rd, imm12), ctx); in emit_mov_i()
/linux-5.19.10/arch/riscv/net/
Dbpf_jit.h248 u8 imm12 = ((imm12_1 & 0x800) >> 5) | ((imm12_1 & 0x3f0) >> 4); in rv_b_insn() local
251 return (imm12 << 25) | (rs2 << 20) | (rs1 << 15) | (funct3 << 12) | in rv_b_insn()