/linux-5.19.10/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/ |
D | dcn301_smu.c | 218 void dcn301_smu_set_display_idle_optimization(struct clk_mgr_internal *clk_mgr, uint32_t idle_info) in dcn301_smu_set_display_idle_optimization() argument 222 DC_LOG_DEBUG("%s(%x)\n", __func__, idle_info); in dcn301_smu_set_display_idle_optimization() 227 idle_info); in dcn301_smu_set_display_idle_optimization() 232 union display_idle_optimization_u idle_info = { 0 }; in dcn301_smu_enable_phy_refclk_pwrdwn() local 235 idle_info.idle_info.df_request_disabled = 1; in dcn301_smu_enable_phy_refclk_pwrdwn() 236 idle_info.idle_info.phy_ref_clk_off = 1; in dcn301_smu_enable_phy_refclk_pwrdwn() 244 idle_info.data); in dcn301_smu_enable_phy_refclk_pwrdwn()
|
D | vg_clk_mgr.c | 118 union display_idle_optimization_u idle_info = { 0 }; in vg_update_clocks() local 120 idle_info.idle_info.df_request_disabled = 1; in vg_update_clocks() 121 idle_info.idle_info.phy_ref_clk_off = 1; in vg_update_clocks() 123 dcn301_smu_set_display_idle_optimization(clk_mgr, idle_info.data); in vg_update_clocks() 131 union display_idle_optimization_u idle_info = { 0 }; in vg_update_clocks() local 133 dcn301_smu_set_display_idle_optimization(clk_mgr, idle_info.data); in vg_update_clocks()
|
D | dcn301_smu.h | 145 struct display_idle_optimization idle_info; member 156 void dcn301_smu_set_display_idle_optimization(struct clk_mgr_internal *clk_mgr, uint32_t idle_info);
|
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/ |
D | dcn316_smu.c | 234 void dcn316_smu_set_display_idle_optimization(struct clk_mgr_internal *clk_mgr, uint32_t idle_info) in dcn316_smu_set_display_idle_optimization() argument 246 idle_info); in dcn316_smu_set_display_idle_optimization() 251 union display_idle_optimization_u idle_info = { 0 }; in dcn316_smu_enable_phy_refclk_pwrdwn() local 257 idle_info.idle_info.df_request_disabled = 1; in dcn316_smu_enable_phy_refclk_pwrdwn() 258 idle_info.idle_info.phy_ref_clk_off = 1; in dcn316_smu_enable_phy_refclk_pwrdwn() 264 idle_info.data); in dcn316_smu_enable_phy_refclk_pwrdwn()
|
D | dcn316_clk_mgr.c | 173 union display_idle_optimization_u idle_info = { 0 }; in dcn316_update_clocks() local 174 idle_info.idle_info.df_request_disabled = 1; in dcn316_update_clocks() 175 idle_info.idle_info.phy_ref_clk_off = 1; in dcn316_update_clocks() 176 idle_info.idle_info.s0i2_rdy = 1; in dcn316_update_clocks() 177 dcn316_smu_set_display_idle_optimization(clk_mgr, idle_info.data); in dcn316_update_clocks() 190 union display_idle_optimization_u idle_info = { 0 }; in dcn316_update_clocks() local 191 dcn316_smu_set_display_idle_optimization(clk_mgr, idle_info.data); in dcn316_update_clocks()
|
D | dcn316_smu.h | 118 struct display_idle_optimization idle_info; member 127 void dcn316_smu_set_display_idle_optimization(struct clk_mgr_internal *clk_mgr, uint32_t idle_info);
|
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/ |
D | dcn31_smu.c | 245 void dcn31_smu_set_display_idle_optimization(struct clk_mgr_internal *clk_mgr, uint32_t idle_info) in dcn31_smu_set_display_idle_optimization() argument 257 idle_info); in dcn31_smu_set_display_idle_optimization() 262 union display_idle_optimization_u idle_info = { 0 }; in dcn31_smu_enable_phy_refclk_pwrdwn() local 268 idle_info.idle_info.df_request_disabled = 1; in dcn31_smu_enable_phy_refclk_pwrdwn() 269 idle_info.idle_info.phy_ref_clk_off = 1; in dcn31_smu_enable_phy_refclk_pwrdwn() 275 idle_info.data); in dcn31_smu_enable_phy_refclk_pwrdwn()
|
D | dcn31_clk_mgr.c | 158 union display_idle_optimization_u idle_info = { 0 }; in dcn31_update_clocks() local 159 idle_info.idle_info.df_request_disabled = 1; in dcn31_update_clocks() 160 idle_info.idle_info.phy_ref_clk_off = 1; in dcn31_update_clocks() 161 idle_info.idle_info.s0i2_rdy = 1; in dcn31_update_clocks() 162 dcn31_smu_set_display_idle_optimization(clk_mgr, idle_info.data); in dcn31_update_clocks() 182 union display_idle_optimization_u idle_info = { 0 }; in dcn31_update_clocks() local 183 dcn31_smu_set_display_idle_optimization(clk_mgr, idle_info.data); in dcn31_update_clocks() 632 union display_idle_optimization_u idle_info = { 0 }; in dcn31_set_low_power_state() local 634 idle_info.idle_info.df_request_disabled = 1; in dcn31_set_low_power_state() 635 idle_info.idle_info.phy_ref_clk_off = 1; in dcn31_set_low_power_state() [all …]
|
D | dcn31_smu.h | 250 struct display_idle_optimization idle_info; member 260 void dcn31_smu_set_display_idle_optimization(struct clk_mgr_internal *clk_mgr, uint32_t idle_info);
|
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/ |
D | dcn315_smu.c | 248 void dcn315_smu_set_display_idle_optimization(struct clk_mgr_internal *clk_mgr, uint32_t idle_info) in dcn315_smu_set_display_idle_optimization() argument 260 idle_info); in dcn315_smu_set_display_idle_optimization() 265 union display_idle_optimization_u idle_info = { 0 }; in dcn315_smu_enable_phy_refclk_pwrdwn() local 271 idle_info.idle_info.df_request_disabled = 1; in dcn315_smu_enable_phy_refclk_pwrdwn() 272 idle_info.idle_info.phy_ref_clk_off = 1; in dcn315_smu_enable_phy_refclk_pwrdwn() 278 idle_info.data); in dcn315_smu_enable_phy_refclk_pwrdwn()
|
D | dcn315_clk_mgr.c | 130 union display_idle_optimization_u idle_info = { 0 }; in dcn315_update_clocks() local 131 idle_info.idle_info.df_request_disabled = 1; in dcn315_update_clocks() 132 idle_info.idle_info.phy_ref_clk_off = 1; in dcn315_update_clocks() 133 idle_info.idle_info.s0i2_rdy = 1; in dcn315_update_clocks() 134 dcn315_smu_set_display_idle_optimization(clk_mgr, idle_info.data); in dcn315_update_clocks() 142 union display_idle_optimization_u idle_info = { 0 }; in dcn315_update_clocks() local 143 dcn315_smu_set_display_idle_optimization(clk_mgr, idle_info.data); in dcn315_update_clocks()
|
D | dcn315_smu.h | 110 struct display_idle_optimization idle_info; member 119 void dcn315_smu_set_display_idle_optimization(struct clk_mgr_internal *clk_mgr, uint32_t idle_info);
|