Home
last modified time | relevance | path

Searched refs:gpll (Results 1 – 15 of 15) sorted by relevance

/linux-5.19.10/Documentation/devicetree/bindings/clock/
Drockchip,px30-cru.yaml55 - const: gpll
115 clock-names = "xin24m", "gpll";
/linux-5.19.10/drivers/clk/rockchip/
Dclk-rk3036.c21 apll, dpll, gpll, enumerator
141 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
Dclk-rk3188.c19 apll, cpll, dpll, gpll, enumerator
222 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
233 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
Dclk-rk3128.c18 apll, dpll, cpll, gpll, enumerator
165 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
Dclk-rk3228.c19 apll, dpll, cpll, gpll, enumerator
175 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(9),
Dclk-rv1108.c19 apll, dpll, gpll, enumerator
158 [gpll] = PLL(pll_rk3399, PLL_GPLL, "gpll", mux_pll_p, 0, RV1108_PLL_CON(16),
Dclk-rk3328.c21 apll, dpll, cpll, gpll, npll, enumerator
224 [gpll] = PLL(pll_rk3328, PLL_GPLL, "gpll", mux_pll_p,
Dclk-rk3368.c17 apllb, aplll, dpll, cpll, gpll, npll, enumerator
138 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK3368_PLL_CON(16),
Dclk-rk3288.c24 apll, dpll, cpll, gpll, npll, enumerator
232 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK3288_PLL_CON(12),
Dclk-px30.c22 gpll, enumerator
200 [gpll] = PLL(pll_rk3328, PLL_GPLL, "gpll", mux_pll_p, 0, PX30_PMU_PLL_CON(0),
Dclk-rk3399.c19 lpll, bpll, dpll, cpll, gpll, npll, vpll, enumerator
227 [gpll] = PLL(pll_rk3399, PLL_GPLL, "gpll", mux_pll_p, 0, RK3399_PLL_CON(32),
Dclk-rk3568.c23 apll, dpll, gpll, cpll, npll, vpll, enumerator
330 [gpll] = PLL(pll_rk3328, PLL_GPLL, "gpll", mux_pll_p,
/linux-5.19.10/drivers/clk/samsung/
Dclk-exynos5250.c105 apll, mpll, cpll, epll, vpll, gpll, bpll, enumerator
739 [gpll] = PLL(pll_35xx, CLK_FOUT_GPLL, "fout_gpll", "fin_pll", GPLL_LOCK,
/linux-5.19.10/drivers/clk/sprd/
Dsc9863a-clk.c144 static SPRD_PLL_HW(gpll, "gpll", &gpll_gate.common.hw, 0x38, 3, itable,
155 &gpll.common,
184 [CLK_GPLL] = &gpll.common.hw,
548 { .hw = &gpll.common.hw },
/linux-5.19.10/arch/arm64/boot/dts/rockchip/
Dpx30.dtsi785 clock-names = "xin24m", "gpll";