Home
last modified time | relevance | path

Searched refs:dwrr (Results 1 – 8 of 8) sorted by relevance

/linux-5.19.10/drivers/net/ethernet/hisilicon/hns3/hns3pf/
Dhclge_tm.c337 u8 dwrr) in hclge_tm_pg_weight_cfg() argument
347 weight->dwrr = dwrr; in hclge_tm_pg_weight_cfg()
353 u8 dwrr) in hclge_tm_pri_weight_cfg() argument
363 weight->dwrr = dwrr; in hclge_tm_pri_weight_cfg()
369 u8 dwrr) in hclge_tm_qs_weight_cfg() argument
379 weight->dwrr = dwrr; in hclge_tm_qs_weight_cfg()
682 vport->dwrr = 100; /* 100 percent as init */ in hclge_tm_vport_tc_info_update()
1145 u8 dwrr; in hclge_tm_pri_tc_base_dwrr_cfg() local
1152 dwrr = pg_info->tc_dwrr[i]; in hclge_tm_pri_tc_base_dwrr_cfg()
1154 ret = hclge_tm_pri_weight_cfg(hdev, i, dwrr); in hclge_tm_pri_tc_base_dwrr_cfg()
[all …]
Dhclge_tm.h69 u8 dwrr; member
74 u8 dwrr; member
91 u8 dwrr; member
Dhclge_main.h1007 u8 dwrr; member
/linux-5.19.10/drivers/net/ethernet/mellanox/mlxsw/
Dspectrum_dcb.c100 bool dwrr = ets->tc_tsa[i] == IEEE_8021QAZ_TSA_ETS; in __mlxsw_sp_dcbnl_ieee_setets() local
105 0, dwrr, weight); in __mlxsw_sp_dcbnl_ieee_setets()
138 bool dwrr = my_ets->tc_tsa[i] == IEEE_8021QAZ_TSA_ETS; in __mlxsw_sp_dcbnl_ieee_setets() local
143 0, dwrr, weight); in __mlxsw_sp_dcbnl_ieee_setets()
Dspectrum.h653 bool dwrr, u8 dwrr_weight);
Dspectrum.c1327 bool dwrr, u8 dwrr_weight) in mlxsw_sp_port_ets_set() argument
1335 mlxsw_reg_qeec_dwrr_set(qeec_pl, dwrr); in mlxsw_sp_port_ets_set()
Dreg.h3891 MLXSW_ITEM32(reg, qeec, dwrr, 0x18, 15, 1);
/linux-5.19.10/Documentation/devicetree/bindings/net/
Dsnps,dwmac.yaml195 * snps,tx-sched-dwrr, Deficit Weighted Round Robin