Home
last modified time | relevance | path

Searched refs:clksrc (Results 1 – 25 of 32) sorted by relevance

12

/linux-5.19.10/drivers/clocksource/
Dmmio.c12 struct clocksource clksrc; member
17 return container_of(c, struct clocksource_mmio, clksrc); in to_mmio_clksrc()
63 cs->clksrc.name = name; in clocksource_mmio_init()
64 cs->clksrc.rating = rating; in clocksource_mmio_init()
65 cs->clksrc.read = read; in clocksource_mmio_init()
66 cs->clksrc.mask = CLOCKSOURCE_MASK(bits); in clocksource_mmio_init()
67 cs->clksrc.flags = CLOCK_SOURCE_IS_CONTINUOUS; in clocksource_mmio_init()
69 return clocksource_register_hz(&cs->clksrc, hz); in clocksource_mmio_init()
Dtimer-atmel-pit.c40 struct clocksource clksrc; member
49 static inline struct pit_data *clksrc_to_pit_data(struct clocksource *clksrc) in clksrc_to_pit_data() argument
51 return container_of(clksrc, struct pit_data, clksrc); in clksrc_to_pit_data()
221 data->clksrc.mask = CLOCKSOURCE_MASK(bits); in at91sam926x_pit_dt_init()
222 data->clksrc.name = "pit"; in at91sam926x_pit_dt_init()
223 data->clksrc.rating = 175; in at91sam926x_pit_dt_init()
224 data->clksrc.read = read_pit_clk; in at91sam926x_pit_dt_init()
225 data->clksrc.flags = CLOCK_SOURCE_IS_CONTINUOUS; in at91sam926x_pit_dt_init()
227 ret = clocksource_register_hz(&data->clksrc, pit_rate); in at91sam926x_pit_dt_init()
239 clocksource_unregister(&data->clksrc); in at91sam926x_pit_dt_init()
Dtimer-sun5i.c50 struct clocksource clksrc; member
54 container_of(x, struct sun5i_timer_clksrc, clksrc)
153 static u64 sun5i_clksrc_read(struct clocksource *clksrc) in sun5i_clksrc_read() argument
155 struct sun5i_timer_clksrc *cs = to_sun5i_timer_clksrc(clksrc); in sun5i_clksrc_read()
169 clocksource_unregister(&cs->clksrc); in sun5i_rate_cb_clksrc()
173 clocksource_register_hz(&cs->clksrc, ndata->new_rate); in sun5i_rate_cb_clksrc()
223 cs->clksrc.name = node->name; in sun5i_setup_clocksource()
224 cs->clksrc.rating = 340; in sun5i_setup_clocksource()
225 cs->clksrc.read = sun5i_clksrc_read; in sun5i_setup_clocksource()
226 cs->clksrc.mask = CLOCKSOURCE_MASK(32); in sun5i_setup_clocksource()
[all …]
Dtimer-microchip-pit64b.c84 struct clocksource clksrc; member
89 struct mchp_pit64b_clksrc, clksrc))
352 cs->clksrc.name = MCHP_PIT64B_NAME; in mchp_pit64b_init_clksrc()
353 cs->clksrc.mask = CLOCKSOURCE_MASK(64); in mchp_pit64b_init_clksrc()
354 cs->clksrc.flags = CLOCK_SOURCE_IS_CONTINUOUS; in mchp_pit64b_init_clksrc()
355 cs->clksrc.rating = 210; in mchp_pit64b_init_clksrc()
356 cs->clksrc.read = mchp_pit64b_clksrc_read; in mchp_pit64b_init_clksrc()
357 cs->clksrc.suspend = mchp_pit64b_clksrc_suspend; in mchp_pit64b_init_clksrc()
358 cs->clksrc.resume = mchp_pit64b_clksrc_resume; in mchp_pit64b_init_clksrc()
360 ret = clocksource_register_hz(&cs->clksrc, clk_rate); in mchp_pit64b_init_clksrc()
Dtimer-ti-dm-systimer.c714 struct dmtimer_clocksource *clksrc = to_dmtimer_clocksource(cs); in dmtimer_clocksource_read_cycles() local
715 struct dmtimer_systimer *t = &clksrc->t; in dmtimer_clocksource_read_cycles()
729 struct dmtimer_clocksource *clksrc = to_dmtimer_clocksource(cs); in dmtimer_clocksource_suspend() local
730 struct dmtimer_systimer *t = &clksrc->t; in dmtimer_clocksource_suspend()
732 clksrc->loadval = readl_relaxed(t->base + t->counter); in dmtimer_clocksource_suspend()
739 struct dmtimer_clocksource *clksrc = to_dmtimer_clocksource(cs); in dmtimer_clocksource_resume() local
740 struct dmtimer_systimer *t = &clksrc->t; in dmtimer_clocksource_resume()
748 writel_relaxed(clksrc->loadval, t->base + t->counter); in dmtimer_clocksource_resume()
755 struct dmtimer_clocksource *clksrc; in dmtimer_clocksource_init() local
760 clksrc = kzalloc(sizeof(*clksrc), GFP_KERNEL); in dmtimer_clocksource_init()
[all …]
Dtimer-atmel-tcb.c113 static struct clocksource clksrc = { variable
124 return tc_get_cycles(&clksrc); in tc_sched_clock_read()
129 return tc_get_cycles32(&clksrc); in tc_sched_clock_read32()
136 return tc_get_cycles(&clksrc); in tc_delay_timer_read()
141 return tc_get_cycles32(&clksrc); in tc_delay_timer_read32()
450 clksrc.name = kbasename(node->parent->full_name); in tcb_clksrc_init()
452 pr_debug("%s at %d.%03d MHz\n", clksrc.name, divided_rate / 1000000, in tcb_clksrc_init()
459 clksrc.read = tc_get_cycles32; in tcb_clksrc_init()
480 ret = clocksource_register_hz(&clksrc, divided_rate); in tcb_clksrc_init()
497 clocksource_unregister(&clksrc); in tcb_clksrc_init()
/linux-5.19.10/drivers/net/dsa/sja1105/
Dsja1105_clocking.c44 u64 clksrc; member
67 u64 clksrc; member
97 u64 clksrc; member
107 sja1105_packing(buf, &idiv->clksrc, 28, 24, size, op); in sja1105_cgu_idiv_packing()
130 idiv.clksrc = 0x0A; /* 25MHz */ in sja1105_cgu_idiv_config()
146 sja1105_packing(buf, &cmd->clksrc, 28, 24, size, op); in sja1105_cgu_mii_control_packing()
171 int clksrc; in sja1105_cgu_mii_tx_clk_config() local
177 clksrc = mac_clk_sources[port]; in sja1105_cgu_mii_tx_clk_config()
179 clksrc = phy_clk_sources[port]; in sja1105_cgu_mii_tx_clk_config()
182 mii_tx_clk.clksrc = clksrc; in sja1105_cgu_mii_tx_clk_config()
[all …]
/linux-5.19.10/Documentation/devicetree/bindings/clock/ti/davinci/
Dpll.txt14 - for "ti,da850-pll0", shall be "clksrc", "extclksrc"
15 - for "ti,da850-pll1", shall be "clksrc"
60 clock-names = "clksrc", "extclksrc";
84 clock-names = "clksrc";
Dda8xx-cfgchip.txt40 - compatible: shall be "ti,da850-async1-clksrc".
48 - compatible: shall be "ti,da850-async3-clksrc".
78 compatible = "ti,da850-async1-clksrc";
84 compatible = "ti,da850-async3-clksrc";
/linux-5.19.10/arch/m68k/atari/
Ddebug.c219 int clksrc, clkmode, div, reg3, reg5; in atari_init_scc_port() local
227 clksrc = clksrc_table[baud]; in atari_init_scc_port()
232 clksrc = 0x28; /* TRxC */ in atari_init_scc_port()
252 SCC_WRITE(11, clksrc); /* main clock source */ in atari_init_scc_port()
/linux-5.19.10/drivers/spi/
Dspi-rspi.c256 unsigned long clksrc; in rspi_set_rate() local
259 clksrc = clk_get_rate(rspi->clk); in rspi_set_rate()
260 spbr = DIV_ROUND_UP(clksrc, 2 * rspi->speed_hz) - 1; in rspi_set_rate()
268 rspi->speed_hz = DIV_ROUND_UP(clksrc, (2U << brdv) * (spbr + 1)); in rspi_set_rate()
341 unsigned long clksrc; in qspi_set_config_register() local
348 clksrc = clk_get_rate(rspi->clk); in qspi_set_config_register()
349 if (rspi->speed_hz >= clksrc) { in qspi_set_config_register()
351 rspi->speed_hz = clksrc; in qspi_set_config_register()
353 spbr = DIV_ROUND_UP(clksrc, 2 * rspi->speed_hz); in qspi_set_config_register()
359 rspi->speed_hz = DIV_ROUND_UP(clksrc, (2U << brdv) * spbr); in qspi_set_config_register()
[all …]
/linux-5.19.10/include/linux/
Dsm501.h13 int clksrc, unsigned long freq);
16 int clksrc, unsigned long req_freq);
/linux-5.19.10/drivers/memory/tegra/
Dtegra210-emc-core.c720 static void tegra210_emc_set_clock(struct tegra210_emc *emc, u32 clksrc) in tegra210_emc_set_clock() argument
722 emc->sequence->set_clock(emc, clksrc); in tegra210_emc_set_clock()
731 u32 clksrc) in tegra210_change_dll_src() argument
737 emc_clk_src = (clksrc & EMC_CLK_EMC_2X_CLK_SRC_MASK) >> in tegra210_change_dll_src()
739 emc_clk_div = (clksrc & EMC_CLK_EMC_2X_CLK_DIVISOR_MASK) >> in tegra210_change_dll_src()
792 u32 clksrc; in tegra210_emc_set_refresh() local
794 clksrc = emc->provider.configs[index].value | in tegra210_emc_set_refresh()
800 tegra210_emc_set_clock(emc, clksrc); in tegra210_emc_set_refresh()
839 void tegra210_emc_do_clock_change(struct tegra210_emc *emc, u32 clksrc) in tegra210_emc_do_clock_change() argument
846 tegra210_clk_emc_update_setting(clksrc); in tegra210_emc_do_clock_change()
[all …]
Dtegra210-emc.h939 void (*set_clock)(struct tegra210_emc *emc, u32 clksrc);
994 void tegra210_emc_do_clock_change(struct tegra210_emc *emc, u32 clksrc);
1008 u32 tegra210_emc_dll_prelock(struct tegra210_emc *emc, u32 clksrc);
/linux-5.19.10/sound/soc/codecs/
Dcs35l36.c54 int clksrc; member
1013 prev_clksrc = cs35l36->clksrc; in cs35l36_component_set_sysclk()
1017 cs35l36->clksrc = CS35L36_PLLSRC_SCLK; in cs35l36_component_set_sysclk()
1020 cs35l36->clksrc = CS35L36_PLLSRC_LRCLK; in cs35l36_component_set_sysclk()
1023 cs35l36->clksrc = CS35L36_PLLSRC_PDMCLK; in cs35l36_component_set_sysclk()
1026 cs35l36->clksrc = CS35L36_PLLSRC_SELF; in cs35l36_component_set_sysclk()
1029 cs35l36->clksrc = CS35L36_PLLSRC_MCLK; in cs35l36_component_set_sysclk()
1052 cs35l36->clksrc); in cs35l36_component_set_sysclk()
1083 if (cs35l36->clksrc == CS35L36_PLLSRC_PDMCLK) { in cs35l36_component_set_sysclk()
Dcs35l41.c844 int extclk_cfg, clksrc; in cs35l41_component_set_sysclk() local
848 clksrc = CS35L41_PLLSRC_SCLK; in cs35l41_component_set_sysclk()
851 clksrc = CS35L41_PLLSRC_LRCLK; in cs35l41_component_set_sysclk()
854 clksrc = CS35L41_PLLSRC_MCLK; in cs35l41_component_set_sysclk()
879 CS35L41_PLL_CLK_SEL_MASK, clksrc); in cs35l41_component_set_sysclk()
Dcs35l35.c716 int clksrc; in cs35l35_component_set_sysclk() local
721 clksrc = CS35L35_CLK_SOURCE_MCLK; in cs35l35_component_set_sysclk()
724 clksrc = CS35L35_CLK_SOURCE_SCLK; in cs35l35_component_set_sysclk()
727 clksrc = CS35L35_CLK_SOURCE_PDM; in cs35l35_component_set_sysclk()
754 clksrc << CS35L35_CLK_SOURCE_SHIFT); in cs35l35_component_set_sysclk()
/linux-5.19.10/drivers/gpu/drm/shmobile/
Dshmob_drm_drv.c69 enum shmob_drm_clk_source clksrc) in shmob_drm_setup_clocks() argument
74 switch (clksrc) { in shmob_drm_setup_clocks()
/linux-5.19.10/sound/soc/fsl/
Dfsl_esai.c263 struct clk *clksrc = esai_priv->extalclk; in fsl_esai_set_dai_sysclk() local
293 clksrc = esai_priv->fsysclk; in fsl_esai_set_dai_sysclk()
305 if (IS_ERR(clksrc)) { in fsl_esai_set_dai_sysclk()
308 return PTR_ERR(clksrc); in fsl_esai_set_dai_sysclk()
310 clk_rate = clk_get_rate(clksrc); in fsl_esai_set_dai_sysclk()
328 if (ratio == 1 && clksrc == esai_priv->extalclk) { in fsl_esai_set_dai_sysclk()
Dfsl_spdif.c471 u8 clksrc = spdif_priv->rxclk_src; in spdif_set_rx_clksrc() local
473 if (clksrc >= SRPC_CLKSRC_MAX || gainsel >= GAINSEL_MULTI_MAX) in spdif_set_rx_clksrc()
478 SRPC_CLKSRC_SEL_SET(clksrc) | SRPC_GAINSEL_SET(gainsel)); in spdif_set_rx_clksrc()
1019 u8 clksrc; in spdif_get_rxclk_rate() local
1024 clksrc = (phaseconf >> SRPC_CLKSRC_SEL_OFFSET) & 0xf; in spdif_get_rxclk_rate()
1027 if (srpc_dpll_locked[clksrc] && (phaseconf & SRPC_DPLL_LOCKED)) in spdif_get_rxclk_rate()
/linux-5.19.10/drivers/mmc/host/
Dsdhci-s3c.c183 struct clk *clksrc = ourhost->clk_bus[src]; in sdhci_s3c_consider_clock() local
186 if (IS_ERR(clksrc)) in sdhci_s3c_consider_clock()
194 rate = clk_round_rate(clksrc, wanted); in sdhci_s3c_consider_clock()
/linux-5.19.10/drivers/mfd/
Dsm501.c509 int clksrc, in sm501_set_clock() argument
526 switch (clksrc) { in sm501_set_clock()
590 clock = clock & ~(0xFF << clksrc); in sm501_set_clock()
591 clock |= reg<<clksrc; in sm501_set_clock()
640 int clksrc, in sm501_find_clock() argument
647 switch (clksrc) { in sm501_find_clock()
/linux-5.19.10/drivers/tty/serial/
Dmax310x.c558 unsigned int div, clksrc, pllcfg = 0; in max310x_set_ref_clk() local
600 clksrc = MAX310X_CLKSRC_EXTCLK_BIT | (xtal ? MAX310X_CLKSRC_CRYST_BIT : 0); in max310x_set_ref_clk()
604 clksrc |= MAX310X_CLKSRC_PLL_BIT; in max310x_set_ref_clk()
607 clksrc |= MAX310X_CLKSRC_PLLBYP_BIT; in max310x_set_ref_clk()
609 regmap_write(s->regmap, MAX310X_CLKSRC_REG, clksrc); in max310x_set_ref_clk()
/linux-5.19.10/arch/arm/boot/dts/
Dda850.dtsi139 clock-names = "clksrc", "extclksrc";
407 compatible = "ti,da850-async1-clksrc";
413 compatible = "ti,da850-async3-clksrc";
701 clock-names = "clksrc";
/linux-5.19.10/drivers/clk/renesas/
Drzg2l-cpg.c80 u8 clksrc; member
340 if (priv->mux_dsi_div_params.clksrc) in rzg2l_cpg_get_vclk_parent_rate()
445 parent = clk_hw_get_parent_by_index(hw, priv->mux_dsi_div_params.clksrc); in rzg2l_cpg_pll5_4_clk_mux_determine_rate()
538 if (priv->mux_dsi_div_params.clksrc) in rzg2l_cpg_get_vclk_rate()
681 priv->mux_dsi_div_params.clksrc = 1; /* Use clk src 1 for DSI */ in rzg2l_cpg_sipll5_register()

12