Home
last modified time | relevance | path

Searched refs:clk_regmap (Results 1 – 25 of 114) sorted by relevance

12345

/linux-5.19.10/drivers/clk/meson/
Daxg-audio.c324 static struct clk_regmap ddr_arb =
326 static struct clk_regmap pdm =
328 static struct clk_regmap tdmin_a =
330 static struct clk_regmap tdmin_b =
332 static struct clk_regmap tdmin_c =
334 static struct clk_regmap tdmin_lb =
336 static struct clk_regmap tdmout_a =
338 static struct clk_regmap tdmout_b =
340 static struct clk_regmap tdmout_c =
342 static struct clk_regmap frddr_a =
[all …]
Daxg.c26 static struct clk_regmap axg_fixed_pll_dco = {
69 static struct clk_regmap axg_fixed_pll = {
90 static struct clk_regmap axg_sys_pll_dco = {
128 static struct clk_regmap axg_sys_pll = {
187 static struct clk_regmap axg_gp0_pll_dco = {
233 static struct clk_regmap axg_gp0_pll = {
259 static struct clk_regmap axg_hifi_pll_dco = {
306 static struct clk_regmap axg_hifi_pll = {
335 static struct clk_regmap axg_fclk_div2 = {
362 static struct clk_regmap axg_fclk_div3 = {
[all …]
Dgxbb.c86 static struct clk_regmap gxbb_fixed_pll_dco = {
129 static struct clk_regmap gxbb_fixed_pll = {
163 static struct clk_regmap gxbb_hdmi_pll_dco = {
211 static struct clk_regmap gxl_hdmi_pll_dco = {
265 static struct clk_regmap gxbb_hdmi_pll_od = {
283 static struct clk_regmap gxbb_hdmi_pll_od2 = {
301 static struct clk_regmap gxbb_hdmi_pll = {
319 static struct clk_regmap gxl_hdmi_pll_od = {
337 static struct clk_regmap gxl_hdmi_pll_od2 = {
355 static struct clk_regmap gxl_hdmi_pll = {
[all …]
Dg12a.c30 static struct clk_regmap g12a_fixed_pll_dco = {
73 static struct clk_regmap g12a_fixed_pll = {
99 static struct clk_regmap g12a_sys_pll_dco = {
140 static struct clk_regmap g12a_sys_pll = {
158 static struct clk_regmap g12b_sys1_pll_dco = {
199 static struct clk_regmap g12b_sys1_pll = {
217 static struct clk_regmap g12a_sys_pll_div16_en = {
234 static struct clk_regmap g12b_sys1_pll_div16_en = {
290 static struct clk_regmap g12a_fclk_div2 = {
327 static struct clk_regmap g12a_fclk_div3 = {
[all …]
Dclk-phase.c16 meson_clk_phase_data(struct clk_regmap *clk) in meson_clk_phase_data()
39 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_phase_get_phase()
50 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_phase_set_phase()
76 meson_clk_triphase_data(struct clk_regmap *clk) in meson_clk_triphase_data()
83 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_triphase_sync()
97 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_triphase_get_phase()
109 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_triphase_set_phase()
135 meson_sclk_ws_inv_data(struct clk_regmap *clk) in meson_sclk_ws_inv_data()
142 struct clk_regmap *clk = to_clk_regmap(hw); in meson_sclk_ws_inv_sync()
155 struct clk_regmap *clk = to_clk_regmap(hw); in meson_sclk_ws_inv_get_phase()
[all …]
Dsclk-div.c26 meson_sclk_div_data(struct clk_regmap *clk) in meson_sclk_div_data()
102 struct clk_regmap *clk = to_clk_regmap(hw); in sclk_div_round_rate()
111 static void sclk_apply_ratio(struct clk_regmap *clk, in sclk_apply_ratio()
127 struct clk_regmap *clk = to_clk_regmap(hw); in sclk_div_set_duty_cycle()
141 struct clk_regmap *clk = to_clk_regmap(hw); in sclk_div_get_duty_cycle()
157 static void sclk_apply_divider(struct clk_regmap *clk, in sclk_apply_divider()
169 struct clk_regmap *clk = to_clk_regmap(hw); in sclk_div_set_rate()
184 struct clk_regmap *clk = to_clk_regmap(hw); in sclk_div_recalc_rate()
192 struct clk_regmap *clk = to_clk_regmap(hw); in sclk_div_enable()
202 struct clk_regmap *clk = to_clk_regmap(hw); in sclk_div_disable()
[all …]
Dg12a-aoclk.c45 static struct clk_regmap g12a_aoclk_##_name = { \
77 static struct clk_regmap g12a_aoclk_cts_oscin = {
104 static struct clk_regmap g12a_aoclk_32k_by_oscin_pre = {
119 static struct clk_regmap g12a_aoclk_32k_by_oscin_div = {
158 static struct clk_regmap g12a_aoclk_32k_by_oscin_sel = {
177 static struct clk_regmap g12a_aoclk_32k_by_oscin = {
195 static struct clk_regmap g12a_aoclk_cec_pre = {
210 static struct clk_regmap g12a_aoclk_cec_div = {
249 static struct clk_regmap g12a_aoclk_cec_sel = {
268 static struct clk_regmap g12a_aoclk_cec = {
[all …]
Dclk-regmap.h23 struct clk_regmap { struct
29 static inline struct clk_regmap *to_clk_regmap(struct clk_hw *hw) in to_clk_regmap() argument
31 return container_of(hw, struct clk_regmap, hw); in to_clk_regmap()
51 clk_get_regmap_gate_data(struct clk_regmap *clk) in clk_get_regmap_gate_data()
79 clk_get_regmap_div_data(struct clk_regmap *clk) in clk_get_regmap_div_data()
109 clk_get_regmap_mux_data(struct clk_regmap *clk) in clk_get_regmap_mux_data()
118 struct clk_regmap _name = { \
Daxg-aoclk.c36 static struct clk_regmap axg_aoclk_##_name = { \
60 static struct clk_regmap axg_aoclk_cts_oscin = {
75 static struct clk_regmap axg_aoclk_32k_pre = {
100 static struct clk_regmap axg_aoclk_32k_div = {
139 static struct clk_regmap axg_aoclk_32k_sel = {
158 static struct clk_regmap axg_aoclk_32k = {
174 static struct clk_regmap axg_aoclk_cts_rtc_oscin = {
193 static struct clk_regmap axg_aoclk_clk81 = {
212 static struct clk_regmap axg_aoclk_saradc_mux = {
229 static struct clk_regmap axg_aoclk_saradc_div = {
[all …]
Dmeson8b.c55 static struct clk_regmap meson8b_fixed_pll_dco = {
100 static struct clk_regmap meson8b_fixed_pll = {
171 static struct clk_regmap meson8b_hdmi_pll_dco = {
218 static struct clk_regmap meson8b_hdmi_pll_lvds_out = {
236 static struct clk_regmap meson8b_hdmi_pll_hdmi_out = {
254 static struct clk_regmap meson8b_sys_pll_dco = {
295 static struct clk_regmap meson8b_sys_pll = {
326 static struct clk_regmap meson8b_fclk_div2 = {
354 static struct clk_regmap meson8b_fclk_div3 = {
382 static struct clk_regmap meson8b_fclk_div4 = {
[all …]
Dgxbb-aoclk.c25 static struct clk_regmap _name##_ao = { \
48 static struct clk_regmap ao_cts_oscin = {
63 static struct clk_regmap ao_32k_pre = {
86 static struct clk_regmap ao_32k_div = {
123 static struct clk_regmap ao_32k_sel = {
142 static struct clk_regmap ao_32k = {
156 static struct clk_regmap ao_cts_rtc_oscin = {
178 static struct clk_regmap ao_clk81 = {
197 static struct clk_regmap ao_cts_cec = {
238 static struct clk_regmap *gxbb_aoclk[] = {
Dclk-regmap.c12 struct clk_regmap *clk = to_clk_regmap(hw); in clk_regmap_gate_endisable()
34 struct clk_regmap *clk = to_clk_regmap(hw); in clk_regmap_gate_is_enabled()
62 struct clk_regmap *clk = to_clk_regmap(hw); in clk_regmap_div_recalc_rate()
81 struct clk_regmap *clk = to_clk_regmap(hw); in clk_regmap_div_determine_rate()
106 struct clk_regmap *clk = to_clk_regmap(hw); in clk_regmap_div_set_rate()
138 struct clk_regmap *clk = to_clk_regmap(hw); in clk_regmap_mux_get_parent()
154 struct clk_regmap *clk = to_clk_regmap(hw); in clk_regmap_mux_set_parent()
166 struct clk_regmap *clk = to_clk_regmap(hw); in clk_regmap_mux_determine_rate()
Dclk-cpu-dyndiv.c14 meson_clk_cpu_dyndiv_data(struct clk_regmap *clk) in meson_clk_cpu_dyndiv_data()
22 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_cpu_dyndiv_recalc_rate()
34 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_cpu_dyndiv_round_rate()
43 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_cpu_dyndiv_set_rate()
Dclk-pll.c41 meson_clk_pll_data(struct clk_regmap *clk) in meson_clk_pll_data()
75 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_pll_recalc_rate()
248 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_pll_determine_rate()
278 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_pll_wait_lock()
295 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_pll_init()
310 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_pll_is_enabled()
333 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_pll_enable()
357 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_pll_disable()
370 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_pll_set_rate()
Dclk-mpll.c26 meson_clk_mpll_data(struct clk_regmap *clk) in meson_clk_mpll_data()
78 struct clk_regmap *clk = to_clk_regmap(hw); in mpll_recalc_rate()
94 struct clk_regmap *clk = to_clk_regmap(hw); in mpll_round_rate()
106 struct clk_regmap *clk = to_clk_regmap(hw); in mpll_set_rate()
134 struct clk_regmap *clk = to_clk_regmap(hw); in mpll_init()
Dclk-dualdiv.c31 meson_clk_dualdiv_data(struct clk_regmap *clk) in meson_clk_dualdiv_data()
50 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_dualdiv_recalc_rate()
92 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_dualdiv_round_rate()
106 struct clk_regmap *clk = to_clk_regmap(hw); in meson_clk_dualdiv_set_rate()
Dmeson8-ddr.c25 static struct clk_regmap meson8_ddr_pll_dco = {
63 static struct clk_regmap meson8_ddr_pll = {
88 static struct clk_regmap *const meson8_ddr_clk_regmaps[] = {
/linux-5.19.10/drivers/clk/qcom/
Dclk-regmap.h20 struct clk_regmap { struct
28 static inline struct clk_regmap *to_clk_regmap(struct clk_hw *hw) in to_clk_regmap() argument
30 return container_of(hw, struct clk_regmap, hw); in to_clk_regmap()
36 int devm_clk_register_regmap(struct device *dev, struct clk_regmap *rclk);
Dclk-regmap.c24 struct clk_regmap *rclk = to_clk_regmap(hw); in clk_is_enabled_regmap()
50 struct clk_regmap *rclk = to_clk_regmap(hw); in clk_enable_regmap()
74 struct clk_regmap *rclk = to_clk_regmap(hw); in clk_disable_regmap()
97 int devm_clk_register_regmap(struct device *dev, struct clk_regmap *rclk) in devm_clk_register_regmap()
Dclk-regmap-divider.c22 struct clk_regmap *clkr = &divider->clkr; in div_round_ro_rate()
46 struct clk_regmap *clkr = &divider->clkr; in div_set_rate()
61 struct clk_regmap *clkr = &divider->clkr; in div_recalc_rate()
Dclk-rcg.h85 struct clk_regmap clkr;
124 struct clk_regmap clkr;
152 struct clk_regmap clkr;
Dlpasscc-sc7280.c108 static struct clk_regmap *lpass_cc_sc7280_clocks[] = {
119 static struct clk_regmap *lpass_cc_top_sc7280_clocks[] = {
130 static struct clk_regmap *lpass_qdsp6ss_sc7280_clocks[] = {
Dclk-regmap-mux.c21 struct clk_regmap *clkr = to_clk_regmap(hw); in mux_get_parent()
39 struct clk_regmap *clkr = to_clk_regmap(hw); in mux_set_parent()
Dcommon.h9 struct clk_regmap;
24 struct clk_regmap **clks;
/linux-5.19.10/drivers/clk/nxp/
Dclk-lpc32xx.c74 static struct regmap *clk_regmap; variable
393 regmap_read(clk_regmap, clk->reg, &val); in clk_mask_enable()
398 return regmap_update_bits(clk_regmap, clk->reg, in clk_mask_enable()
406 regmap_update_bits(clk_regmap, clk->reg, in clk_mask_disable()
415 regmap_read(clk_regmap, clk->reg, &val); in clk_mask_is_enabled()
431 regmap_update_bits(clk_regmap, clk->reg, clk->enable, clk->enable); in clk_pll_enable()
434 regmap_read(clk_regmap, clk->reg, &val); in clk_pll_enable()
449 regmap_update_bits(clk_regmap, clk->reg, clk->enable, 0x0); in clk_pll_disable()
457 regmap_read(clk_regmap, clk->reg, &val); in clk_pll_is_enabled()
480 regmap_read(clk_regmap, clk->reg, &val); in clk_pll_recalc_rate()
[all …]

12345