Home
last modified time | relevance | path

Searched refs:cap_mask (Results 1 – 25 of 123) sorted by relevance

12345

/linux-5.19.10/drivers/dma/
Ddmaengine.c328 if (!dma_has_cap(cap, device->cap_mask) || in min_chan()
329 dma_has_cap(DMA_PRIVATE, device->cap_mask)) in min_chan()
374 if (dma_has_cap(DMA_PRIVATE, device->cap_mask)) in dma_channel_rebalance()
397 bitmap_and(has.bits, want->bits, device->cap_mask.bits, in dma_device_satisfies_mask()
473 if (!dma_has_cap(DMA_PRIVATE, chan->device->cap_mask)) in dma_chan_get()
560 if (dma_has_cap(DMA_PRIVATE, device->cap_mask)) in dma_issue_pending_all()
580 if (!(test_bit(DMA_SLAVE, device->cap_mask.bits) || in dma_get_slave_caps()
581 test_bit(DMA_CYCLIC, device->cap_mask.bits))) in dma_get_slave_caps()
631 if (dev->chancnt > 1 && !dma_has_cap(DMA_PRIVATE, dev->cap_mask)) in private_candidate()
668 dma_cap_set(DMA_PRIVATE, device->cap_mask); in find_candidate()
[all …]
Diop-adma.c471 iop_chan->device->common.cap_mask)) in iop_adma_alloc_chan_resources()
474 iop_chan->device->common.cap_mask)) in iop_adma_alloc_chan_resources()
1002 if (!dma_has_cap(DMA_XOR_VAL, dma_chan->device->cap_mask)) in iop_adma_xor_val_self_test()
1306 dma_dev->cap_mask = plat_data->cap_mask; in iop_adma_probe()
1321 if (dma_has_cap(DMA_MEMCPY, dma_dev->cap_mask)) in iop_adma_probe()
1323 if (dma_has_cap(DMA_XOR, dma_dev->cap_mask)) { in iop_adma_probe()
1327 if (dma_has_cap(DMA_XOR_VAL, dma_dev->cap_mask)) in iop_adma_probe()
1330 if (dma_has_cap(DMA_PQ, dma_dev->cap_mask)) { in iop_adma_probe()
1334 if (dma_has_cap(DMA_PQ_VAL, dma_dev->cap_mask)) in iop_adma_probe()
1337 if (dma_has_cap(DMA_INTERRUPT, dma_dev->cap_mask)) in iop_adma_probe()
[all …]
Dmv_xor.c1036 int idx, dma_cap_mask_t cap_mask, int irq) in mv_xor_channel_add() argument
1078 dma_dev->cap_mask = cap_mask; in mv_xor_channel_add()
1089 if (dma_has_cap(DMA_INTERRUPT, dma_dev->cap_mask)) in mv_xor_channel_add()
1091 if (dma_has_cap(DMA_MEMCPY, dma_dev->cap_mask)) in mv_xor_channel_add()
1093 if (dma_has_cap(DMA_XOR, dma_dev->cap_mask)) { in mv_xor_channel_add()
1127 if (dma_has_cap(DMA_MEMCPY, dma_dev->cap_mask)) { in mv_xor_channel_add()
1134 if (dma_has_cap(DMA_XOR, dma_dev->cap_mask)) { in mv_xor_channel_add()
1143 dma_has_cap(DMA_XOR, dma_dev->cap_mask) ? "xor " : "", in mv_xor_channel_add()
1144 dma_has_cap(DMA_MEMCPY, dma_dev->cap_mask) ? "cpy " : "", in mv_xor_channel_add()
1145 dma_has_cap(DMA_INTERRUPT, dma_dev->cap_mask) ? "intr " : ""); in mv_xor_channel_add()
[all …]
Dat_hdmac.c64 dma_cap_mask_t cap_mask; member
1818 dma_cap_set(DMA_MEMCPY, at91sam9rl_config.cap_mask); in at_dma_probe()
1819 dma_cap_set(DMA_INTERLEAVE, at91sam9g45_config.cap_mask); in at_dma_probe()
1820 dma_cap_set(DMA_MEMCPY, at91sam9g45_config.cap_mask); in at_dma_probe()
1821 dma_cap_set(DMA_MEMSET, at91sam9g45_config.cap_mask); in at_dma_probe()
1822 dma_cap_set(DMA_MEMSET_SG, at91sam9g45_config.cap_mask); in at_dma_probe()
1823 dma_cap_set(DMA_PRIVATE, at91sam9g45_config.cap_mask); in at_dma_probe()
1824 dma_cap_set(DMA_SLAVE, at91sam9g45_config.cap_mask); in at_dma_probe()
1846 atdma->dma_common.cap_mask = plat_dat->cap_mask; in at_dma_probe()
1934 if (dma_has_cap(DMA_INTERLEAVE, atdma->dma_common.cap_mask)) in at_dma_probe()
[all …]
Dbcm-sba-raid.c1561 dma_cap_zero(dma_dev->cap_mask); in sba_async_register()
1562 dma_cap_set(DMA_INTERRUPT, dma_dev->cap_mask); in sba_async_register()
1563 dma_cap_set(DMA_MEMCPY, dma_dev->cap_mask); in sba_async_register()
1564 dma_cap_set(DMA_XOR, dma_dev->cap_mask); in sba_async_register()
1565 dma_cap_set(DMA_PQ, dma_dev->cap_mask); in sba_async_register()
1581 if (dma_has_cap(DMA_INTERRUPT, dma_dev->cap_mask)) in sba_async_register()
1585 if (dma_has_cap(DMA_MEMCPY, dma_dev->cap_mask)) in sba_async_register()
1589 if (dma_has_cap(DMA_XOR, dma_dev->cap_mask)) { in sba_async_register()
1595 if (dma_has_cap(DMA_PQ, dma_dev->cap_mask)) { in sba_async_register()
1613 dma_has_cap(DMA_INTERRUPT, dma_dev->cap_mask) ? "interrupt " : "", in sba_async_register()
[all …]
Dmcf-edma.c242 dma_cap_set(DMA_PRIVATE, mcf_edma->dma_dev.cap_mask); in mcf_edma_probe()
243 dma_cap_set(DMA_SLAVE, mcf_edma->dma_dev.cap_mask); in mcf_edma_probe()
244 dma_cap_set(DMA_CYCLIC, mcf_edma->dma_dev.cap_mask); in mcf_edma_probe()
Dfsl-edma.c373 dma_cap_set(DMA_PRIVATE, fsl_edma->dma_dev.cap_mask); in fsl_edma_probe()
374 dma_cap_set(DMA_SLAVE, fsl_edma->dma_dev.cap_mask); in fsl_edma_probe()
375 dma_cap_set(DMA_CYCLIC, fsl_edma->dma_dev.cap_mask); in fsl_edma_probe()
376 dma_cap_set(DMA_MEMCPY, fsl_edma->dma_dev.cap_mask); in fsl_edma_probe()
Dmv_xor_v2.c831 dma_cap_zero(dma_dev->cap_mask); in mv_xor_v2_probe()
832 dma_cap_set(DMA_MEMCPY, dma_dev->cap_mask); in mv_xor_v2_probe()
833 dma_cap_set(DMA_XOR, dma_dev->cap_mask); in mv_xor_v2_probe()
834 dma_cap_set(DMA_INTERRUPT, dma_dev->cap_mask); in mv_xor_v2_probe()
Dxgene-dma.c1488 dma_cap_zero(dma_dev->cap_mask); in xgene_dma_set_caps()
1503 dma_cap_set(DMA_PQ, dma_dev->cap_mask); in xgene_dma_set_caps()
1504 dma_cap_set(DMA_XOR, dma_dev->cap_mask); in xgene_dma_set_caps()
1507 dma_cap_set(DMA_XOR, dma_dev->cap_mask); in xgene_dma_set_caps()
1517 if (dma_has_cap(DMA_XOR, dma_dev->cap_mask)) { in xgene_dma_set_caps()
1523 if (dma_has_cap(DMA_PQ, dma_dev->cap_mask)) { in xgene_dma_set_caps()
1567 dma_has_cap(DMA_XOR, dma_dev->cap_mask) ? "XOR " : "", in xgene_dma_async_register()
1568 dma_has_cap(DMA_PQ, dma_dev->cap_mask) ? "PQ " : ""); in xgene_dma_async_register()
Ddmatest.c845 dev->cap_mask) && in dmatest_func()
1024 if (dma_has_cap(DMA_COMPLETION_NO_ORDER, dma_dev->cap_mask) && in dmatest_add_channel()
1030 if (dma_has_cap(DMA_MEMCPY, dma_dev->cap_mask)) { in dmatest_add_channel()
1037 if (dma_has_cap(DMA_MEMSET, dma_dev->cap_mask)) { in dmatest_add_channel()
1044 if (dma_has_cap(DMA_XOR, dma_dev->cap_mask)) { in dmatest_add_channel()
1048 if (dma_has_cap(DMA_PQ, dma_dev->cap_mask)) { in dmatest_add_channel()
Dmoxart-dma.c591 dma_cap_zero(mdc->dma_slave.cap_mask); in moxart_probe()
592 dma_cap_set(DMA_SLAVE, mdc->dma_slave.cap_mask); in moxart_probe()
593 dma_cap_set(DMA_PRIVATE, mdc->dma_slave.cap_mask); in moxart_probe()
/linux-5.19.10/arch/arm/mach-iop32x/
Dadma.c151 dma_cap_set(DMA_MEMCPY, iop3xx_dma_0_data.cap_mask); in iop3xx_adma_cap_init()
152 dma_cap_set(DMA_INTERRUPT, iop3xx_dma_0_data.cap_mask); in iop3xx_adma_cap_init()
154 dma_cap_set(DMA_MEMCPY, iop3xx_dma_1_data.cap_mask); in iop3xx_adma_cap_init()
155 dma_cap_set(DMA_INTERRUPT, iop3xx_dma_1_data.cap_mask); in iop3xx_adma_cap_init()
157 dma_cap_set(DMA_XOR, iop3xx_aau_data.cap_mask); in iop3xx_adma_cap_init()
158 dma_cap_set(DMA_INTERRUPT, iop3xx_aau_data.cap_mask); in iop3xx_adma_cap_init()
/linux-5.19.10/drivers/dma/ioat/
Dsysfs.c22 dma_has_cap(DMA_PQ, dma->cap_mask) ? " pq" : "", in cap_show()
23 dma_has_cap(DMA_PQ_VAL, dma->cap_mask) ? " pq_val" : "", in cap_show()
24 dma_has_cap(DMA_XOR, dma->cap_mask) ? " xor" : "", in cap_show()
25 dma_has_cap(DMA_XOR_VAL, dma->cap_mask) ? " xor_val" : "", in cap_show()
26 dma_has_cap(DMA_INTERRUPT, dma->cap_mask) ? " intr" : ""); in cap_show()
Dinit.c512 dma_cap_set(DMA_MEMCPY, dma->cap_mask); in ioat_probe()
806 if (!dma_has_cap(DMA_XOR, dma->cap_mask)) in ioat_xor_val_self_test()
914 if (!dma_has_cap(DMA_XOR_VAL, dma_chan->device->cap_mask)) in ioat_xor_val_self_test()
1103 dma_cap_set(DMA_INTERRUPT, dma->cap_mask); in ioat3_dma_probe()
1119 dma_cap_set(DMA_XOR, dma->cap_mask); in ioat3_dma_probe()
1122 dma_cap_set(DMA_XOR_VAL, dma->cap_mask); in ioat3_dma_probe()
1130 dma_cap_set(DMA_PQ, dma->cap_mask); in ioat3_dma_probe()
1131 dma_cap_set(DMA_PQ_VAL, dma->cap_mask); in ioat3_dma_probe()
1141 dma_cap_set(DMA_XOR, dma->cap_mask); in ioat3_dma_probe()
1142 dma_cap_set(DMA_XOR_VAL, dma->cap_mask); in ioat3_dma_probe()
[all …]
/linux-5.19.10/arch/x86/kernel/cpu/
Dtransmeta.c24 unsigned int cap_mask, uk, max, dummy; in init_transmeta() local
86 rdmsr(0x80860004, cap_mask, uk); in init_transmeta()
89 wrmsr(0x80860004, cap_mask, uk); in init_transmeta()
/linux-5.19.10/arch/arm/plat-orion/
Dcommon.c645 dma_cap_set(DMA_MEMCPY, orion_xor0_channels_data[0].cap_mask); in orion_xor0_init()
646 dma_cap_set(DMA_XOR, orion_xor0_channels_data[0].cap_mask); in orion_xor0_init()
648 dma_cap_set(DMA_MEMCPY, orion_xor0_channels_data[1].cap_mask); in orion_xor0_init()
649 dma_cap_set(DMA_XOR, orion_xor0_channels_data[1].cap_mask); in orion_xor0_init()
706 dma_cap_set(DMA_MEMCPY, orion_xor1_channels_data[0].cap_mask); in orion_xor1_init()
707 dma_cap_set(DMA_XOR, orion_xor1_channels_data[0].cap_mask); in orion_xor1_init()
709 dma_cap_set(DMA_MEMCPY, orion_xor1_channels_data[1].cap_mask); in orion_xor1_init()
710 dma_cap_set(DMA_XOR, orion_xor1_channels_data[1].cap_mask); in orion_xor1_init()
/linux-5.19.10/crypto/async_tx/
Dasync_tx.c50 dma_has_cap(tx_type, depend_tx->chan->device->cap_mask)) in __async_tx_find_channel()
89 if (dma_has_cap(DMA_INTERRUPT, device->cap_mask)) in async_tx_channel_switch()
235 if (device && !dma_has_cap(DMA_INTERRUPT, device->cap_mask)) in async_trigger_callback()
/linux-5.19.10/drivers/dma/idxd/
Ddma.c217 dma_cap_set(DMA_INTERRUPT, dma->cap_mask); in idxd_register_dma_device()
218 dma_cap_set(DMA_PRIVATE, dma->cap_mask); in idxd_register_dma_device()
219 dma_cap_set(DMA_COMPLETION_NO_ORDER, dma->cap_mask); in idxd_register_dma_device()
224 dma_cap_set(DMA_MEMCPY, dma->cap_mask); in idxd_register_dma_device()
/linux-5.19.10/drivers/infiniband/hw/hfi1/
Ddriver.c50 module_param_cb(cap_mask, &cap_ops, &hfi1_cap_mask, S_IWUSR | S_IRUGO);
51 MODULE_PARM_DESC(cap_mask, "Bit mask of enabled/disabled HW features");
73 cap_mask = *cap_mask_ptr, value, diff, in hfi1_caps_set() local
83 diff = value ^ (cap_mask & ~HFI1_CAP_LOCKED_SMASK); in hfi1_caps_set()
95 cap_mask &= ~diff; in hfi1_caps_set()
97 cap_mask |= (value & diff); in hfi1_caps_set()
99 diff = (cap_mask & (HFI1_CAP_MUST_HAVE_KERN << HFI1_CAP_USER_SHIFT)) ^ in hfi1_caps_set()
100 ((cap_mask & HFI1_CAP_MUST_HAVE_KERN) << HFI1_CAP_USER_SHIFT); in hfi1_caps_set()
101 cap_mask &= ~diff; in hfi1_caps_set()
103 *cap_mask_ptr = cap_mask; in hfi1_caps_set()
[all …]
/linux-5.19.10/include/linux/platform_data/
Ddma-mv_xor.h15 dma_cap_mask_t cap_mask; member
Ddma-iop32x.h102 dma_cap_mask_t cap_mask; member
/linux-5.19.10/drivers/dma/ptdma/
Dptdma-dmaengine.c360 dma_cap_set(DMA_MEMCPY, dma_dev->cap_mask); in pt_dmaengine_register()
361 dma_cap_set(DMA_INTERRUPT, dma_dev->cap_mask); in pt_dmaengine_register()
367 dma_cap_set(DMA_PRIVATE, dma_dev->cap_mask); in pt_dmaengine_register()
/linux-5.19.10/drivers/net/ethernet/qlogic/qlcnic/
Dqlcnic_minidump.c295 hdr->drv_cap_mask = hdr->cap_mask; in qlcnic_82xx_cache_tmpl_hdr_values()
296 fw_dump->cap_mask = hdr->cap_mask; in qlcnic_82xx_cache_tmpl_hdr_values()
349 hdr->drv_cap_mask = hdr->cap_mask; in qlcnic_83xx_cache_tmpl_hdr_values()
350 fw_dump->cap_mask = hdr->cap_mask; in qlcnic_83xx_cache_tmpl_hdr_values()
1278 fw_dump->cap_mask); in qlcnic_fw_cmd_get_minidump_temp()
1322 if (i & fw_dump->cap_mask) in qlcnic_dump_fw()
1353 if (!(entry->hdr.mask & fw_dump->cap_mask)) { in qlcnic_dump_fw()
1450 fw_dump->cap_mask = 0x1f; in qlcnic_83xx_get_minidump_template()
/linux-5.19.10/sound/soc/qcom/qdsp6/
Dq6afe-dai.c147 unsigned int cap_mask; in q6tdm_set_tdm_slot() local
160 cap_mask = 0x03; in q6tdm_set_tdm_slot()
163 cap_mask = 0x0F; in q6tdm_set_tdm_slot()
166 cap_mask = 0xFF; in q6tdm_set_tdm_slot()
169 cap_mask = 0xFFFF; in q6tdm_set_tdm_slot()
182 tdm->slot_mask = ((dai->id & 0x1) ? tx_mask : rx_mask) & cap_mask; in q6tdm_set_tdm_slot()
/linux-5.19.10/drivers/dma/ppc4xx/
Dadma.c1400 if (dma_has_cap(cap, ref->chan->device->cap_mask)) { in ppc440spe_async_tx_find_best_channel()
3772 dma_cap_set(DMA_MEMCPY, adev->common.cap_mask); in ppc440spe_adma_init_capabilities()
3773 dma_cap_set(DMA_INTERRUPT, adev->common.cap_mask); in ppc440spe_adma_init_capabilities()
3774 dma_cap_set(DMA_PQ, adev->common.cap_mask); in ppc440spe_adma_init_capabilities()
3775 dma_cap_set(DMA_PQ_VAL, adev->common.cap_mask); in ppc440spe_adma_init_capabilities()
3776 dma_cap_set(DMA_XOR_VAL, adev->common.cap_mask); in ppc440spe_adma_init_capabilities()
3779 dma_cap_set(DMA_XOR, adev->common.cap_mask); in ppc440spe_adma_init_capabilities()
3780 dma_cap_set(DMA_PQ, adev->common.cap_mask); in ppc440spe_adma_init_capabilities()
3781 dma_cap_set(DMA_INTERRUPT, adev->common.cap_mask); in ppc440spe_adma_init_capabilities()
3782 adev->common.cap_mask = adev->common.cap_mask; in ppc440spe_adma_init_capabilities()
[all …]

12345