/linux-5.19.10/Documentation/devicetree/bindings/clock/ |
D | mediatek,apmixedsys.yaml | 4 $id: "http://devicetree.org/schemas/clock/mediatek,apmixedsys.yaml#" 14 The Mediatek apmixedsys controller provides PLLs to the system. 21 - mediatek,mt6797-apmixedsys 22 - mediatek,mt7622-apmixedsys 23 - mediatek,mt7986-apmixedsys 24 - mediatek,mt8135-apmixedsys 25 - mediatek,mt8173-apmixedsys 26 - mediatek,mt8516-apmixedsys 28 - const: mediatek,mt7623-apmixedsys 29 - const: mediatek,mt2701-apmixedsys [all …]
|
/linux-5.19.10/Documentation/devicetree/bindings/sound/ |
D | mt8192-afe-pcm.yaml | 26 mediatek,apmixedsys: 28 description: The phandle of the mediatek apmixedsys controller 62 - mediatek,apmixedsys 84 mediatek,apmixedsys = <&apmixedsys>;
|
/linux-5.19.10/Documentation/devicetree/bindings/arm/mediatek/ |
D | mediatek,mt8195-sys-clock.yaml | 20 The apmixedsys provides most of PLLs which generated from SoC 26m. 30 - mediatek,mt8195-apmixedsys 62 apmixedsys: syscon@1000c000 { 63 compatible = "mediatek,mt8195-apmixedsys", "syscon";
|
D | mediatek,mt8192-sys-clock.yaml | 23 - mediatek,mt8192-apmixedsys 61 apmixedsys: syscon@1000c000 { 62 compatible = "mediatek,mt8192-apmixedsys", "syscon";
|
D | mediatek,mt8186-sys-clock.yaml | 20 The apmixedsys provides most of PLLs which generated from SoC 26m. 33 - mediatek,mt8186-apmixedsys
|
/linux-5.19.10/Documentation/devicetree/bindings/thermal/ |
D | mediatek-thermal.txt | 7 apmixedsys register space via AHB bus accesses, so a phandle to the APMIXEDSYS 25 - mediatek,apmixedsys: A phandle to the APMIXEDSYS controller. 46 mediatek,apmixedsys = <&apmixedsys>;
|
/linux-5.19.10/Documentation/devicetree/bindings/media/ |
D | mediatek,vcodec-decoder.yaml | 142 clocks = <&apmixedsys CLK_APMIXED_VCODECPLL>, 147 <&apmixedsys CLK_APMIXED_VENCPLL>, 161 <&apmixedsys CLK_APMIXED_VCODECPLL>, 162 <&apmixedsys CLK_APMIXED_VENCPLL>;
|
/linux-5.19.10/arch/arm64/boot/dts/mediatek/ |
D | mt7986a.dtsi | 124 apmixedsys: apmixedsys@1001e000 { label 125 compatible = "mediatek,mt7986-apmixedsys"; 255 assigned-clock-parents = <&apmixedsys CLK_APMIXED_NET2PLL>, 256 <&apmixedsys CLK_APMIXED_SGMPLL>;
|
D | mt8167.dtsi | 32 apmixedsys: apmixedsys@10018000 { label 33 compatible = "mediatek,mt8167-apmixedsys", "syscon";
|
D | mt8173.dtsi | 167 <&apmixedsys CLK_APMIXED_MAINPLL>; 182 <&apmixedsys CLK_APMIXED_MAINPLL>; 197 <&apmixedsys CLK_APMIXED_MAINPLL>; 212 <&apmixedsys CLK_APMIXED_MAINPLL>; 606 apmixedsys: clock-controller@10209000 { label 607 compatible = "mediatek,mt8173-apmixedsys"; 615 clocks = <&apmixedsys CLK_APMIXED_HDMI_REF>; 785 mediatek,apmixedsys = <&apmixedsys>; 969 clocks = <&apmixedsys CLK_APMIXED_REF2USB_TX>; 985 clocks = <&apmixedsys CLK_APMIXED_REF2USB_TX>; [all …]
|
D | mt7622.dtsi | 76 <&apmixedsys CLK_APMIXED_MAIN_CORE_EN>; 91 <&apmixedsys CLK_APMIXED_MAIN_CORE_EN>; 285 apmixedsys: apmixedsys@10209000 { label 286 compatible = "mediatek,mt7622-apmixedsys", 518 mediatek,apmixedsys = <&apmixedsys>; 985 <&apmixedsys CLK_APMIXED_ETH2PLL>;
|
D | mt8195.dtsi | 344 apmixedsys: syscon@1000c000 { label 345 compatible = "mediatek,mt8195-apmixedsys", "syscon"; 573 <&apmixedsys CLK_APMIXED_USB1PLL>, 636 <&apmixedsys CLK_APMIXED_USB1PLL>, 873 clocks = <&apmixedsys CLK_APMIXED_PLL_SSUSB26M>, 897 clocks = <&apmixedsys CLK_APMIXED_PLL_SSUSB26M>,
|
/linux-5.19.10/Documentation/devicetree/bindings/cpufreq/ |
D | cpufreq-mediatek.txt | 71 <&apmixedsys CLK_APMIXED_MAINPLL>; 193 <&apmixedsys CLK_APMIXED_MAINPLL>; 205 <&apmixedsys CLK_APMIXED_MAINPLL>; 217 <&apmixedsys CLK_APMIXED_MAINPLL>; 229 <&apmixedsys CLK_APMIXED_MAINPLL>;
|
/linux-5.19.10/arch/arm/boot/dts/ |
D | mt8135.dtsi | 201 apmixedsys: apmixedsys@10209000 { label 202 compatible = "mediatek,mt8135-apmixedsys";
|
D | mt7623.dtsi | 81 <&apmixedsys CLK_APMIXED_MAINPLL>; 93 <&apmixedsys CLK_APMIXED_MAINPLL>; 105 <&apmixedsys CLK_APMIXED_MAINPLL>; 117 <&apmixedsys CLK_APMIXED_MAINPLL>; 341 apmixedsys: syscon@10209000 { label 342 compatible = "mediatek,mt7623-apmixedsys", 343 "mediatek,mt2701-apmixedsys", 506 mediatek,apmixedsys = <&apmixedsys>; 972 <&apmixedsys CLK_APMIXED_TRGPLL>;
|
D | mt7629.dtsi | 124 apmixedsys: syscon@10209000 { label 125 compatible = "mediatek,mt7629-apmixedsys", "syscon"; 459 <&apmixedsys CLK_APMIXED_SGMIPLL>, 460 <&apmixedsys CLK_APMIXED_ETH2PLL>;
|
D | mt2701.dtsi | 229 apmixedsys: syscon@10209000 { label 230 compatible = "mediatek,mt2701-apmixedsys", "syscon"; 360 mediatek,apmixedsys = <&apmixedsys>; 738 <&apmixedsys CLK_APMIXED_TRGPLL>;
|
D | mt7623n.dtsi | 223 <&apmixedsys CLK_APMIXED_TVDPLL>; 267 clocks = <&apmixedsys CLK_APMIXED_HDMI_REF>;
|
/linux-5.19.10/drivers/thermal/ |
D | mtk_thermal.c | 991 struct device_node *auxadc, *apmixedsys, *np = pdev->dev.of_node; in mtk_thermal_probe() local 1041 apmixedsys = of_parse_phandle(np, "mediatek,apmixedsys", 0); in mtk_thermal_probe() 1042 if (!apmixedsys) { in mtk_thermal_probe() 1047 apmixed_base = of_iomap(apmixedsys, 0); in mtk_thermal_probe() 1048 apmixed_phys_base = of_get_phys_base(apmixedsys); in mtk_thermal_probe() 1050 of_node_put(apmixedsys); in mtk_thermal_probe()
|
/linux-5.19.10/sound/soc/mediatek/mt8192/ |
D | mt8192-afe-clk.c | 644 afe_priv->apmixedsys = syscon_regmap_lookup_by_phandle(of_node, in mt8192_init_clock() 646 if (IS_ERR(afe_priv->apmixedsys)) { in mt8192_init_clock() 648 __func__, PTR_ERR(afe_priv->apmixedsys)); in mt8192_init_clock() 649 return PTR_ERR(afe_priv->apmixedsys); in mt8192_init_clock()
|
D | mt8192-afe-common.h | 133 struct regmap *apmixedsys; member
|
/linux-5.19.10/Documentation/devicetree/bindings/net/ |
D | mediatek,net.yaml | 302 <&apmixedsys CLK_APMIXED_ETH2PLL>; 398 assigned-clock-parents = <&apmixedsys CLK_APMIXED_NET2PLL>, 399 <&apmixedsys CLK_APMIXED_SGMPLL>;
|
/linux-5.19.10/drivers/clk/mediatek/ |
D | Makefile | 75 clk-mt8186-apmixedsys.o clk-mt8186-imp_iic_wrap.o \ 92 obj-$(CONFIG_COMMON_CLK_MT8195) += clk-mt8195-apmixedsys.o clk-mt8195-topckgen.o \
|
/linux-5.19.10/Documentation/devicetree/bindings/display/mediatek/ |
D | mediatek,dpi.yaml | 81 <&apmixedsys CLK_APMIXED_TVDPLL>;
|
/linux-5.19.10/Documentation/devicetree/bindings/phy/ |
D | mediatek,hdmi-phy.yaml | 86 clocks = <&apmixedsys CLK_APMIXED_HDMI_REF>;
|