Home
last modified time | relevance | path

Searched refs:WM_SOCCLK (Results 1 – 25 of 28) sorted by relevance

12

/linux-5.19.10/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/
Ddcn316_clk_mgr.c402 table->WatermarkRow[WM_SOCCLK][0].WmSetting = WM_A; in dcn316_build_watermark_ranges()
403 table->WatermarkRow[WM_SOCCLK][0].MinClock = 0; in dcn316_build_watermark_ranges()
404 table->WatermarkRow[WM_SOCCLK][0].MaxClock = 0xFFFF; in dcn316_build_watermark_ranges()
405 table->WatermarkRow[WM_SOCCLK][0].MinMclk = 0; in dcn316_build_watermark_ranges()
406 table->WatermarkRow[WM_SOCCLK][0].MaxMclk = 0xFFFF; in dcn316_build_watermark_ranges()
Ddcn316_smu.h55 WM_SOCCLK = 0, enumerator
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/
Ddcn30_smu11_driver_if.h38 WM_SOCCLK = 0, enumerator
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/
Dvg_clk_mgr.c433 table->WatermarkRow[WM_SOCCLK][0].WmSetting = WM_A; in vg_build_watermark_ranges()
434 table->WatermarkRow[WM_SOCCLK][0].MinClock = 0; in vg_build_watermark_ranges()
435 table->WatermarkRow[WM_SOCCLK][0].MaxClock = 0xFFFF; in vg_build_watermark_ranges()
436 table->WatermarkRow[WM_SOCCLK][0].MinMclk = 0; in vg_build_watermark_ranges()
437 table->WatermarkRow[WM_SOCCLK][0].MaxMclk = 0xFFFF; in vg_build_watermark_ranges()
Ddcn301_smu.h70 WM_SOCCLK = 0, enumerator
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
Ddcn31_clk_mgr.c461 table->WatermarkRow[WM_SOCCLK][0].WmSetting = WM_A; in dcn31_build_watermark_ranges()
462 table->WatermarkRow[WM_SOCCLK][0].MinClock = 0; in dcn31_build_watermark_ranges()
463 table->WatermarkRow[WM_SOCCLK][0].MaxClock = 0xFFFF; in dcn31_build_watermark_ranges()
464 table->WatermarkRow[WM_SOCCLK][0].MinMclk = 0; in dcn31_build_watermark_ranges()
465 table->WatermarkRow[WM_SOCCLK][0].MaxMclk = 0xFFFF; in dcn31_build_watermark_ranges()
Ddcn31_smu.h67 WM_SOCCLK = 0, enumerator
/linux-5.19.10/drivers/gpu/drm/amd/pm/powerplay/inc/
Dsmu10_driver_if.h64 WM_SOCCLK = 0, enumerator
Dsmu9_driver_if.h340 WM_SOCCLK = 0, enumerator
Dsmu11_driver_if.h691 WM_SOCCLK = 0, enumerator
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/
Ddcn315_clk_mgr.c396 table->WatermarkRow[WM_SOCCLK][0].WmSetting = WM_A; in dcn315_build_watermark_ranges()
397 table->WatermarkRow[WM_SOCCLK][0].MinClock = 0; in dcn315_build_watermark_ranges()
398 table->WatermarkRow[WM_SOCCLK][0].MaxClock = 0xFFFF; in dcn315_build_watermark_ranges()
399 table->WatermarkRow[WM_SOCCLK][0].MinMclk = 0; in dcn315_build_watermark_ranges()
400 table->WatermarkRow[WM_SOCCLK][0].MaxMclk = 0xFFFF; in dcn315_build_watermark_ranges()
Ddcn315_smu.h56 WM_SOCCLK = 0, enumerator
/linux-5.19.10/drivers/gpu/drm/amd/pm/swsmu/smu13/
Dsmu_v13_0_5_ppt.c417 table->WatermarkRow[WM_SOCCLK][i].MinClock = in smu_v13_0_5_set_watermarks_table()
419 table->WatermarkRow[WM_SOCCLK][i].MaxClock = in smu_v13_0_5_set_watermarks_table()
421 table->WatermarkRow[WM_SOCCLK][i].MinMclk = in smu_v13_0_5_set_watermarks_table()
423 table->WatermarkRow[WM_SOCCLK][i].MaxMclk = in smu_v13_0_5_set_watermarks_table()
426 table->WatermarkRow[WM_SOCCLK][i].WmSetting = in smu_v13_0_5_set_watermarks_table()
Dsmu_v13_0_4_ppt.c669 table->WatermarkRow[WM_SOCCLK][i].MinClock = in smu_v13_0_4_set_watermarks_table()
671 table->WatermarkRow[WM_SOCCLK][i].MaxClock = in smu_v13_0_4_set_watermarks_table()
673 table->WatermarkRow[WM_SOCCLK][i].MinMclk = in smu_v13_0_4_set_watermarks_table()
675 table->WatermarkRow[WM_SOCCLK][i].MaxMclk = in smu_v13_0_4_set_watermarks_table()
678 table->WatermarkRow[WM_SOCCLK][i].WmSetting = in smu_v13_0_4_set_watermarks_table()
Dyellow_carp_ppt.c507 table->WatermarkRow[WM_SOCCLK][i].MinClock = in yellow_carp_set_watermarks_table()
509 table->WatermarkRow[WM_SOCCLK][i].MaxClock = in yellow_carp_set_watermarks_table()
511 table->WatermarkRow[WM_SOCCLK][i].MinMclk = in yellow_carp_set_watermarks_table()
513 table->WatermarkRow[WM_SOCCLK][i].MaxMclk = in yellow_carp_set_watermarks_table()
516 table->WatermarkRow[WM_SOCCLK][i].WmSetting = in yellow_carp_set_watermarks_table()
/linux-5.19.10/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
Dsmu13_driver_if_v13_0_5.h66 WM_SOCCLK = 0, enumerator
Dsmu13_driver_if_yellow_carp.h65 WM_SOCCLK = 0, enumerator
Dsmu12_driver_if.h66 WM_SOCCLK = 0, enumerator
Dsmu13_driver_if_v13_0_4.h66 WM_SOCCLK = 0, enumerator
Dsmu11_driver_if_vangogh.h65 WM_SOCCLK = 0, enumerator
Dsmu11_driver_if_navi10.h1035 WM_SOCCLK = 0, enumerator
/linux-5.19.10/drivers/gpu/drm/amd/pm/swsmu/smu12/
Drenoir_ppt.c1063 table->WatermarkRow[WM_SOCCLK][i].MinClock = in renoir_set_watermarks_table()
1065 table->WatermarkRow[WM_SOCCLK][i].MaxClock = in renoir_set_watermarks_table()
1067 table->WatermarkRow[WM_SOCCLK][i].MinMclk = in renoir_set_watermarks_table()
1069 table->WatermarkRow[WM_SOCCLK][i].MaxMclk = in renoir_set_watermarks_table()
1072 table->WatermarkRow[WM_SOCCLK][i].WmSetting = in renoir_set_watermarks_table()
1074 table->WatermarkRow[WM_SOCCLK][i].WmType = in renoir_set_watermarks_table()
/linux-5.19.10/drivers/gpu/drm/amd/pm/swsmu/smu11/
Dvangogh_ppt.c1606 table->WatermarkRow[WM_SOCCLK][i].MinClock = in vangogh_set_watermarks_table()
1608 table->WatermarkRow[WM_SOCCLK][i].MaxClock = in vangogh_set_watermarks_table()
1610 table->WatermarkRow[WM_SOCCLK][i].MinMclk = in vangogh_set_watermarks_table()
1612 table->WatermarkRow[WM_SOCCLK][i].MaxMclk = in vangogh_set_watermarks_table()
1615 table->WatermarkRow[WM_SOCCLK][i].WmSetting = in vangogh_set_watermarks_table()
Dnavi10_ppt.c2140 table->WatermarkRow[WM_SOCCLK][i].MinClock = in navi10_set_watermarks_table()
2142 table->WatermarkRow[WM_SOCCLK][i].MaxClock = in navi10_set_watermarks_table()
2144 table->WatermarkRow[WM_SOCCLK][i].MinUclk = in navi10_set_watermarks_table()
2146 table->WatermarkRow[WM_SOCCLK][i].MaxUclk = in navi10_set_watermarks_table()
2149 table->WatermarkRow[WM_SOCCLK][i].WmSetting = in navi10_set_watermarks_table()
/linux-5.19.10/drivers/gpu/drm/amd/pm/powerplay/inc/vega12/
Dsmu9_driver_if.h584 WM_SOCCLK = 0, enumerator

12