Home
last modified time | relevance | path

Searched refs:TIM_CR1 (Results 1 – 5 of 5) sorted by relevance

/linux-5.19.10/drivers/counter/
Dstm32-timer-cnt.c123 regmap_read(priv->regmap, TIM_CR1, &cr1); in stm32_count_function_write()
125 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, 0); in stm32_count_function_write()
133 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, cr1); in stm32_count_function_write()
145 regmap_read(priv->regmap, TIM_CR1, &cr1); in stm32_count_direction_read()
174 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_ARPE, 0); in stm32_count_ceiling_write()
186 regmap_read(priv->regmap, TIM_CR1, &cr1); in stm32_count_enable_read()
200 regmap_read(priv->regmap, TIM_CR1, &cr1); in stm32_count_enable_write()
204 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, in stm32_count_enable_write()
207 regmap_read(priv->regmap, TIM_CR1, &cr1); in stm32_count_enable_write()
208 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, 0); in stm32_count_enable_write()
[all …]
/linux-5.19.10/drivers/iio/trigger/
Dstm32-timer-trigger.c161 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_ARPE, TIM_CR1_ARPE); in stm32_timer_start()
175 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, TIM_CR1_CEN); in stm32_timer_start()
192 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_ARPE, 0); in stm32_timer_stop()
193 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, 0); in stm32_timer_stop()
245 regmap_read(priv->regmap, TIM_CR1, &cr1); in stm32_tt_read_frequency()
459 regmap_read(priv->regmap, TIM_CR1, &dat); in stm32_counter_read_raw()
501 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, in stm32_counter_write_raw()
504 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, in stm32_counter_write_raw()
686 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_ARPE, 0); in stm32_count_set_preset()
823 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, 0); in stm32_timer_trigger_remove()
[all …]
/linux-5.19.10/drivers/pwm/
Dpwm-stm32.c119 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, TIM_CR1_CEN); in stm32_pwm_raw_capture()
164 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, 0); in stm32_pwm_raw_capture()
362 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_ARPE, TIM_CR1_ARPE); in stm32_pwm_config()
420 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, TIM_CR1_CEN); in stm32_pwm_enable()
438 regmap_update_bits(priv->regmap, TIM_CR1, TIM_CR1_CEN, 0); in stm32_pwm_disable()
/linux-5.19.10/drivers/clocksource/
Dtimer-stm32.c25 #define TIM_CR1 0x00 macro
114 writel_relaxed(TIM_CR1_UDIS | TIM_CR1_CEN, timer_of_base(to) + TIM_CR1); in stm32_timer_start()
/linux-5.19.10/include/linux/mfd/
Dstm32-timers.h15 #define TIM_CR1 0x00 /* Control Register 1 */ macro