Home
last modified time | relevance | path

Searched refs:SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE_MASK (Results 1 – 11 of 11) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_sh_mask.h8878 #define SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE_MASK 0x0000000fL macro
Dgfx_7_2_sh_mask.h11749 #define SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE_MASK 0xf macro
Dgfx_8_0_sh_mask.h13551 #define SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE_MASK 0xf macro
Dgfx_8_1_sh_mask.h13949 #define SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE_MASK 0xf macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h2162 #define SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE_MASK … macro
Dgc_9_1_sh_mask.h2010 #define SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE_MASK … macro
Dgc_9_2_1_sh_mask.h2033 #define SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE_MASK … macro
Dgc_9_4_2_sh_mask.h25454 #define SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE_MASK … macro
Dgc_11_0_0_sh_mask.h7035 #define SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE_MASK … macro
Dgc_10_1_0_sh_mask.h7712 #define SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE_MASK … macro
Dgc_10_3_0_sh_mask.h8047 #define SQ_FIFO_SIZES__INTERRUPT_FIFO_SIZE_MASK … macro