Home
last modified time | relevance | path

Searched refs:SCLK_SDIO (Results 1 – 25 of 26) sorted by relevance

12

/linux-5.19.10/include/dt-bindings/clock/
Drk3036-cru.h20 #define SCLK_SDIO 69 macro
Drk3188-cru-common.h29 #define SCLK_SDIO 73 macro
Drk3128-cru.h23 #define SCLK_SDIO 69 macro
Drk3228-cru.h21 #define SCLK_SDIO 69 macro
Drv1108-cru.h20 #define SCLK_SDIO 69 macro
Dpx30-cru.h58 #define SCLK_SDIO 56 macro
Drk3308-cru.h57 #define SCLK_SDIO 53 macro
Drk3328-cru.h23 #define SCLK_SDIO 34 macro
Drk3399-cru.h34 #define SCLK_SDIO 77 macro
/linux-5.19.10/drivers/clk/rockchip/
Dclk-rk3036.c292 DIV(SCLK_SDIO, "sclk_sdio", "sclk_sdio_src", 0,
Dclk-rk3128.c323 COMPOSITE(SCLK_SDIO, "sclk_sdio", mux_mmc_src_p, 0,
Dclk-rk3228.c389 DIV(SCLK_SDIO, "sclk_sdio", "sclk_sdio_src", 0,
Dclk-rv1108.c722 DIV(SCLK_SDIO, "sclk_sdio", "sclk_sdio_src", 0,
Dclk-rk3328.c627 COMPOSITE(SCLK_SDIO, "clk_sdio", mux_2plls_24m_u480m_p, 0,
Dclk-rk3188.c401 COMPOSITE_NOMUX(SCLK_SDIO, "sclk_sdio", "hclk_peri", 0,
Dclk-rk3308.c505 COMPOSITE_NODIV(SCLK_SDIO, "clk_sdio", mux_sdio_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
Dclk-px30.c487 COMPOSITE_NODIV(SCLK_SDIO, "clk_sdio", mux_sdio_p,
Dclk-rk3399.c894 COMPOSITE(SCLK_SDIO, "clk_sdio", mux_pll_src_cpll_gpll_npll_ppll_upll_24m_p, 0,
/linux-5.19.10/arch/arm/boot/dts/
Drk3xxx.dtsi220 clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>;
Drk3036.dtsi266 clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>,
Drv1108.dtsi486 clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>,
Drk322x.dtsi763 clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>,
/linux-5.19.10/arch/arm64/boot/dts/rockchip/
Drk3328.dtsi798 <&cru SCLK_SDIO>, <&cru SCLK_TSP>,
881 clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>,
Dpx30.dtsi279 <&cru SCLK_SDIO>,
962 clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>,
Drk3308.dtsi687 clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>,

12