Home
last modified time | relevance | path

Searched refs:PP_ON (Results 1 – 11 of 11) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/gma500/
Dpsb_lid.c31 } while ((pp_status & PP_ON) == 0 && in psb_lid_timer_func()
34 if (REG_READ(PP_STATUS) & PP_ON) { in psb_lid_timer_func()
47 } while ((pp_status & PP_ON) == 0); in psb_lid_timer_func()
Dpsb_intel_lvds.c223 } while ((pp_status & PP_ON) == 0); in psb_intel_lvds_set_power()
234 } while (pp_status & PP_ON); in psb_intel_lvds_set_power()
322 } while ((pp_status & PP_ON) == 0); in psb_intel_lvds_restore()
328 } while (pp_status & PP_ON); in psb_intel_lvds_restore()
Doaktrail_lvds.c50 } while ((pp_status & (PP_ON | PP_READY)) == PP_READY); in oaktrail_lvds_set_power()
61 } while (pp_status & PP_ON); in oaktrail_lvds_set_power()
Dcdv_intel_lvds.c119 } while ((pp_status & PP_ON) == 0); in cdv_intel_lvds_set_power()
130 } while (pp_status & PP_ON); in cdv_intel_lvds_set_power()
Dpsb_intel_reg.h151 # define PP_ON (1 << 31) macro
Dcdv_intel_dp.c413 u32 pp, idle_on_mask = PP_ON | PP_SEQUENCE_NONE; in cdv_intel_edp_panel_on()
439 u32 pp, idle_off_mask = PP_ON ; in cdv_intel_edp_panel_off()
/linux-5.19.10/drivers/gpu/drm/i915/display/
Dintel_pps.c239 return intel_de_read(dev_priv, PP_STATUS(pipe)) & PP_ON; in vlv_pipe_has_pp_on()
415 return (intel_de_read(dev_priv, _pp_stat_reg(intel_dp)) & PP_ON) != 0; in edp_have_panel_power()
447 #define IDLE_ON_MASK (PP_ON | PP_SEQUENCE_MASK | 0 | PP_SEQUENCE_STATE_MASK)
448 #define IDLE_ON_VALUE (PP_ON | PP_SEQUENCE_NONE | 0 | PP_SEQUENCE_STATE_ON_I…
450 #define IDLE_OFF_MASK (PP_ON | PP_SEQUENCE_MASK | 0 | 0)
453 #define IDLE_CYCLE_MASK (PP_ON | PP_SEQUENCE_MASK | PP_CYCLE_DELAY_ACTIVE | PP_SEQUENCE_STATE_MASK)
Dintel_lvds.c325 if (intel_de_wait_for_set(dev_priv, PP_STATUS(0), PP_ON, 5000)) in intel_enable_lvds()
342 if (intel_de_wait_for_clear(dev_priv, PP_STATUS(0), PP_ON, 1000)) in intel_disable_lvds()
Dintel_display_power.c1163 I915_STATE_WARN(intel_de_read(dev_priv, PP_STATUS(0)) & PP_ON, in assert_can_disable_lcpll()
/linux-5.19.10/drivers/gpu/drm/i915/gvt/
Dhandlers.c372 vgpu_vreg_t(vgpu, PCH_PP_STATUS) |= PP_ON; in pch_pp_control_mmio_write()
379 ~(PP_ON | PP_SEQUENCE_POWER_DOWN in pch_pp_control_mmio_write()
/linux-5.19.10/drivers/gpu/drm/i915/
Di915_reg.h2823 #define PP_ON REG_BIT(31) macro