Searched refs:PHY_TYPE_PCIE (Results 1 – 25 of 31) sorted by relevance
12
| /linux-5.19.10/include/dt-bindings/phy/ |
| D | phy.h | 15 #define PHY_TYPE_PCIE 2 macro
|
| /linux-5.19.10/Documentation/devicetree/bindings/pci/ |
| D | mediatek-pcie.txt | 108 phys = <&pcie0_phy PHY_TYPE_PCIE>, <&pcie1_phy PHY_TYPE_PCIE>,
109 <&pcie2_phy PHY_TYPE_PCIE>;
162 phys = <&u3port1 PHY_TYPE_PCIE>;
194 phys = <&u3port0 PHY_TYPE_PCIE>;
|
| D | hisilicon-histb-pcie.txt | 67 phys = <&combphy1 PHY_TYPE_PCIE>;
|
| /linux-5.19.10/drivers/phy/mediatek/ |
| D | phy-mtk-tphy.c | 785 case PHY_TYPE_PCIE: in phy_v1_banks_init()
813 case PHY_TYPE_PCIE: in phy_v2_banks_init()
918 case PHY_TYPE_PCIE: in phy_type_set()
973 case PHY_TYPE_PCIE: in phy_efuse_get()
1029 case PHY_TYPE_PCIE: in phy_efuse_set()
1069 case PHY_TYPE_PCIE: in mtk_phy_init()
1095 } else if (instance->type == PHY_TYPE_PCIE) { in mtk_phy_power_on()
1109 else if (instance->type == PHY_TYPE_PCIE) in mtk_phy_power_off()
1166 instance->type == PHY_TYPE_PCIE || in mtk_phy_xlate()
|
| /linux-5.19.10/drivers/phy/rockchip/ |
| D | phy-rockchip-naneng-combphy.c | 191 case PHY_TYPE_PCIE: in rockchip_combphy_init()
369 case PHY_TYPE_PCIE: in rk3568_combphy_cfg()
474 if (priv->type == PHY_TYPE_PCIE) { in rk3568_combphy_cfg()
504 if (priv->type == PHY_TYPE_PCIE && rate == REF_CLOCK_100MHz) { in rk3568_combphy_cfg()
|
| /linux-5.19.10/Documentation/devicetree/bindings/phy/ |
| D | amlogic,meson-axg-pcie.yaml | 49 phys = <&mipi_analog_phy PHY_TYPE_PCIE>;
|
| D | phy-cadence-sierra.yaml | 164 cdns,phy-type = <PHY_TYPE_PCIE>;
171 cdns,phy-type = <PHY_TYPE_PCIE>;
|
| D | xlnx,zynqmp-psgtr.yaml | 29 - PHY_TYPE_PCIE
|
| D | intel,combo-phy.yaml | 107 intel,phy-mode = <PHY_TYPE_PCIE>;
|
| D | phy-cadence-torrent.yaml | 203 cdns,phy-type = <PHY_TYPE_PCIE>;
|
| D | mediatek,tphy.yaml | 162 - PHY_TYPE_PCIE
|
| /linux-5.19.10/drivers/phy/st/ |
| D | phy-miphy28lp.c | 378 if (miphy_phy->type == PHY_TYPE_PCIE) { in miphy28lp_set_reset()
516 if (miphy_phy->type == PHY_TYPE_PCIE) in miphy28lp_compensation()
526 if (miphy_phy->type == PHY_TYPE_PCIE) in miphy28lp_compensation()
1053 case PHY_TYPE_PCIE: in miphy28lp_init()
1076 (miphy_phy->type != PHY_TYPE_PCIE) && in miphy28lp_get_addr()
1087 if ((miphy_phy->type == PHY_TYPE_PCIE) || in miphy28lp_get_addr()
|
| /linux-5.19.10/drivers/phy/hisilicon/ |
| D | phy-histb-combphy.c | 91 case PHY_TYPE_PCIE: in histb_combphy_set_mode()
|
| /linux-5.19.10/drivers/phy/qualcomm/ |
| D | phy-qcom-qmp.c | 3419 .type = PHY_TYPE_PCIE,
3510 .type = PHY_TYPE_PCIE,
3541 .type = PHY_TYPE_PCIE,
3571 .type = PHY_TYPE_PCIE,
3602 .type = PHY_TYPE_PCIE,
3631 .type = PHY_TYPE_PCIE,
3670 .type = PHY_TYPE_PCIE,
3894 .type = PHY_TYPE_PCIE,
4004 .type = PHY_TYPE_PCIE,
4233 .type = PHY_TYPE_PCIE,
[all …]
|
| /linux-5.19.10/arch/arm64/boot/dts/ti/ |
| D | k3-j721e-common-proc-board.dts | 820 cdns,phy-type = <PHY_TYPE_PCIE>;
833 cdns,phy-type = <PHY_TYPE_PCIE>;
846 cdns,phy-type = <PHY_TYPE_PCIE>;
|
| D | k3-j7200-common-proc-board.dts | 330 cdns,phy-type = <PHY_TYPE_PCIE>;
|
| D | k3-j721e-sk.dts | 905 cdns,phy-type = <PHY_TYPE_PCIE>;
915 cdns,phy-type = <PHY_TYPE_PCIE>;
|
| /linux-5.19.10/drivers/phy/amlogic/ |
| D | phy-meson-g12a-usb3-pcie.c | 365 if (mode != PHY_TYPE_USB3 && mode != PHY_TYPE_PCIE) { in phy_g12a_usb3_pcie_xlate()
|
| /linux-5.19.10/arch/arm/boot/dts/ |
| D | mt7623.dtsi | 779 phys = <&pcie0_port PHY_TYPE_PCIE>,
780 <&pcie1_port PHY_TYPE_PCIE>,
781 <&u3port1 PHY_TYPE_PCIE>;
|
| D | mt7629.dtsi | 394 phys = <&pcieport1 PHY_TYPE_PCIE>;
|
| /linux-5.19.10/drivers/phy/intel/ |
| D | phy-intel-lgm-combo.c | 491 case PHY_TYPE_PCIE: in intel_cbphy_fwnode_parse()
|
| /linux-5.19.10/arch/arm64/boot/dts/mediatek/ |
| D | mt2712e.dtsi | 935 phys = <&u3port1 PHY_TYPE_PCIE>;
967 phys = <&u3port0 PHY_TYPE_PCIE>;
|
| /linux-5.19.10/drivers/phy/xilinx/ |
| D | phy-zynqmp.c | 710 case PHY_TYPE_PCIE: { in xpsgtr_set_lane_type()
|
| /linux-5.19.10/drivers/phy/ti/ |
| D | phy-am654-serdes.c | 459 case PHY_TYPE_PCIE: in serdes_am654_init()
|
| /linux-5.19.10/arch/arm64/boot/dts/hisilicon/ |
| D | hi3798cv200.dtsi | 582 phys = <&combphy1 PHY_TYPE_PCIE>;
|
12