/linux-5.19.10/drivers/gpu/drm/amd/pm/powerplay/smumgr/ |
D | iceland_smumgr.c | 825 spll_func_cntl = PHM_SET_FIELD(spll_func_cntl, in iceland_calculate_sclk_params() 827 spll_func_cntl = PHM_SET_FIELD(spll_func_cntl, in iceland_calculate_sclk_params() 831 spll_func_cntl_3 = PHM_SET_FIELD(spll_func_cntl_3, in iceland_calculate_sclk_params() 835 spll_func_cntl_3 = PHM_SET_FIELD(spll_func_cntl_3, in iceland_calculate_sclk_params() 855 PHM_SET_FIELD(cg_spll_spread_spectrum, CG_SPLL_SPREAD_SPECTRUM, CLKS, clkS); in iceland_calculate_sclk_params() 857 PHM_SET_FIELD(cg_spll_spread_spectrum, CG_SPLL_SPREAD_SPECTRUM, SSEN, 1); in iceland_calculate_sclk_params() 859 PHM_SET_FIELD(cg_spll_spread_spectrum_2, CG_SPLL_SPREAD_SPECTRUM_2, CLKV, clkV); in iceland_calculate_sclk_params() 1073 mpll_func_cntl = PHM_SET_FIELD(mpll_func_cntl, MPLL_FUNC_CNTL, BWCTRL, mpll_param.bw_ctrl); in iceland_calculate_mclk_params() 1076 mpll_func_cntl_1 = PHM_SET_FIELD(mpll_func_cntl_1, in iceland_calculate_mclk_params() 1078 mpll_func_cntl_1 = PHM_SET_FIELD(mpll_func_cntl_1, in iceland_calculate_mclk_params() [all …]
|
D | ci_smumgr.c | 328 spll_func_cntl = PHM_SET_FIELD(spll_func_cntl, CG_SPLL_FUNC_CNTL, in ci_calculate_sclk_params() 330 spll_func_cntl = PHM_SET_FIELD(spll_func_cntl, CG_SPLL_FUNC_CNTL, in ci_calculate_sclk_params() 334 spll_func_cntl_3 = PHM_SET_FIELD(spll_func_cntl_3, CG_SPLL_FUNC_CNTL_3, in ci_calculate_sclk_params() 338 spll_func_cntl_3 = PHM_SET_FIELD(spll_func_cntl_3, CG_SPLL_FUNC_CNTL_3, in ci_calculate_sclk_params() 353 cg_spll_spread_spectrum = PHM_SET_FIELD(cg_spll_spread_spectrum, in ci_calculate_sclk_params() 355 cg_spll_spread_spectrum = PHM_SET_FIELD(cg_spll_spread_spectrum, in ci_calculate_sclk_params() 357 cg_spll_spread_spectrum_2 = PHM_SET_FIELD(cg_spll_spread_spectrum_2, in ci_calculate_sclk_params() 1051 mpll_func_cntl = PHM_SET_FIELD(mpll_func_cntl, MPLL_FUNC_CNTL, BWCTRL, mpll_param.bw_ctrl); in ci_calculate_mclk_params() 1053 mpll_func_cntl_1 = PHM_SET_FIELD(mpll_func_cntl_1, in ci_calculate_mclk_params() 1055 mpll_func_cntl_1 = PHM_SET_FIELD(mpll_func_cntl_1, in ci_calculate_mclk_params() [all …]
|
D | tonga_smumgr.c | 568 spll_func_cntl = PHM_SET_FIELD(spll_func_cntl, in tonga_calculate_sclk_params() 570 spll_func_cntl = PHM_SET_FIELD(spll_func_cntl, in tonga_calculate_sclk_params() 574 spll_func_cntl_3 = PHM_SET_FIELD(spll_func_cntl_3, in tonga_calculate_sclk_params() 578 spll_func_cntl_3 = PHM_SET_FIELD(spll_func_cntl_3, in tonga_calculate_sclk_params() 598 PHM_SET_FIELD(cg_spll_spread_spectrum, CG_SPLL_SPREAD_SPECTRUM, CLKS, clkS); in tonga_calculate_sclk_params() 600 PHM_SET_FIELD(cg_spll_spread_spectrum, CG_SPLL_SPREAD_SPECTRUM, SSEN, 1); in tonga_calculate_sclk_params() 602 PHM_SET_FIELD(cg_spll_spread_spectrum_2, CG_SPLL_SPREAD_SPECTRUM_2, CLKV, clkV); in tonga_calculate_sclk_params() 818 mpll_func_cntl = PHM_SET_FIELD(mpll_func_cntl, MPLL_FUNC_CNTL, BWCTRL, in tonga_calculate_mclk_params() 822 mpll_func_cntl_1 = PHM_SET_FIELD(mpll_func_cntl_1, in tonga_calculate_mclk_params() 825 mpll_func_cntl_1 = PHM_SET_FIELD(mpll_func_cntl_1, in tonga_calculate_mclk_params() [all …]
|
D | smu8_smumgr.c | 193 tmp = PHM_SET_FIELD(tmp, CP_MEC_CNTL, MEC_ME1_HALT, 1); in smu8_load_mec_firmware() 194 tmp = PHM_SET_FIELD(tmp, CP_MEC_CNTL, MEC_ME2_HALT, 1); in smu8_load_mec_firmware() 200 tmp = PHM_SET_FIELD(tmp, CP_CPC_IC_BASE_CNTL, VMID, 0); in smu8_load_mec_firmware() 201 tmp = PHM_SET_FIELD(tmp, CP_CPC_IC_BASE_CNTL, ATC, 0); in smu8_load_mec_firmware() 202 tmp = PHM_SET_FIELD(tmp, CP_CPC_IC_BASE_CNTL, CACHE_POLICY, 0); in smu8_load_mec_firmware() 203 tmp = PHM_SET_FIELD(tmp, CP_CPC_IC_BASE_CNTL, MTYPE, 1); in smu8_load_mec_firmware()
|
D | fiji_smumgr.c | 885 spll_func_cntl = PHM_SET_FIELD(spll_func_cntl, CG_SPLL_FUNC_CNTL, in fiji_calculate_sclk_params() 887 spll_func_cntl = PHM_SET_FIELD(spll_func_cntl, CG_SPLL_FUNC_CNTL, in fiji_calculate_sclk_params() 891 spll_func_cntl_3 = PHM_SET_FIELD(spll_func_cntl_3, CG_SPLL_FUNC_CNTL_3, in fiji_calculate_sclk_params() 895 spll_func_cntl_3 = PHM_SET_FIELD(spll_func_cntl_3, CG_SPLL_FUNC_CNTL_3, in fiji_calculate_sclk_params() 917 cg_spll_spread_spectrum = PHM_SET_FIELD(cg_spll_spread_spectrum, in fiji_calculate_sclk_params() 919 cg_spll_spread_spectrum = PHM_SET_FIELD(cg_spll_spread_spectrum, in fiji_calculate_sclk_params() 921 cg_spll_spread_spectrum_2 = PHM_SET_FIELD(cg_spll_spread_spectrum_2, in fiji_calculate_sclk_params() 1343 spll_func_cntl = PHM_SET_FIELD(spll_func_cntl, CG_SPLL_FUNC_CNTL, in fiji_populate_smc_acpi_level() 1345 spll_func_cntl = PHM_SET_FIELD(spll_func_cntl, CG_SPLL_FUNC_CNTL, in fiji_populate_smc_acpi_level() 1347 spll_func_cntl_2 = PHM_SET_FIELD(spll_func_cntl_2, CG_SPLL_FUNC_CNTL_2, in fiji_populate_smc_acpi_level()
|
/linux-5.19.10/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
D | smu_helper.h | 140 #define PHM_SET_FIELD(origval, reg, field, fieldval) \ macro 163 cgs_write_register(device, mm##reg, PHM_SET_FIELD( \ 168 PHM_SET_FIELD(cgs_read_ind_register(device, port, ix##reg), \ 173 PHM_SET_FIELD(cgs_read_ind_register(device, port, ix##reg), \
|
D | smu7_hwmgr.c | 458 display_gap = PHM_SET_FIELD(display_gap, CG_DISPLAY_GAP_CNTL, in smu7_enable_display_gap() 461 display_gap = PHM_SET_FIELD(display_gap, CG_DISPLAY_GAP_CNTL, in smu7_enable_display_gap() 2497 temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, GNB_SLOW_MODE, 0x1); in smu7_thermal_parameter_init() 2500 temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, GNB_SLOW_MODE, 0x2); in smu7_thermal_parameter_init() 2503 temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, GNB_SLOW, 0x1); in smu7_thermal_parameter_init() 2506 temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, FORCE_NB_PS1, 0x1); in smu7_thermal_parameter_init() 2509 temp_reg = PHM_SET_FIELD(temp_reg, CNB_PWRMGT_CNTL, DPM_ENABLED, 0x1); in smu7_thermal_parameter_init() 4524 …display_gap = PHM_SET_FIELD(display_gap, CG_DISPLAY_GAP_CNTL, DISP_GAP, (hwmgr->display_config->nu… in smu7_program_display_gap()
|