Home
last modified time | relevance | path

Searched refs:PCLK_SPI1 (Results 1 – 25 of 27) sorted by relevance

12

/linux-5.19.10/drivers/clk/samsung/
Dclk-s3c2443.c260 GATE(PCLK_SPI1, "spi1", "pclk", PCLKCON, 15, 0, 0),
268 ALIAS(PCLK_SPI1, "s3c2410-spi.0", "spi"),
301 GATE(PCLK_SPI1, "spi1", "pclk", PCLKCON, 14, 0, 0),
305 ALIAS(PCLK_SPI1, "s3c2443-spi.1", "spi"),
306 ALIAS(PCLK_SPI1, "s3c2443-spi.1", "spi_busclk0"),
Dclk-s3c64xx.c223 GATE_BUS(PCLK_SPI1, "pclk_spi1", "pclk", PCLK_GATE, 22),
333 ALIAS(PCLK_SPI1, "s3c6410-spi.1", "spi"),
354 ALIAS(PCLK_SPI1, "s3c6410-spi.1", "spi_busclk0"),
Dclk-exynos7.c763 GATE(PCLK_SPI1, "pclk_spi1", "mout_aclk_peric1_66_user",
/linux-5.19.10/include/dt-bindings/clock/
Ds3c2443.h82 #define PCLK_SPI1 86 macro
Dsamsung,s3c64xx-clock.h67 #define PCLK_SPI1 52 macro
Dexynos7-clk.h105 #define PCLK_SPI1 13 macro
Drk3188-cru-common.h81 #define PCLK_SPI1 329 macro
Drk3288-cru.h131 #define PCLK_SPI1 339 macro
Dpx30-cru.h165 #define PCLK_SPI1 342 macro
Drk3308-cru.h187 #define PCLK_SPI1 208 macro
Drk3368-cru.h123 #define PCLK_SPI1 339 macro
Drk3399-cru.h243 #define PCLK_SPI1 348 macro
Drk3568-cru.h402 #define PCLK_SPI1 339 macro
/linux-5.19.10/arch/arm/boot/dts/
Drk3xxx.dtsi461 clocks = <&cru SCLK_SPI1>, <&cru PCLK_SPI1>;
Drk3288.dtsi293 clocks = <&cru SCLK_SPI1>, <&cru PCLK_SPI1>;
/linux-5.19.10/drivers/clk/rockchip/
Dclk-rk3188.c521 GATE(PCLK_SPI1, "pclk_spi1", "pclk_peri", 0, RK2928_CLKGATE_CON(7), 13, GFLAGS),
Dclk-rk3368.c801 GATE(PCLK_SPI1, "pclk_spi1", "pclk_peri", 0, RK3368_CLKGATE_CON(19), 5, GFLAGS),
Dclk-rk3288.c736 GATE(PCLK_SPI1, "pclk_spi1", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 5, GFLAGS),
Dclk-rk3308.c876 GATE(PCLK_SPI1, "pclk_spi1", "pclk_bus", 0, RK3308_CLKGATE_CON(6), 5, GFLAGS),
Dclk-px30.c859 GATE(PCLK_SPI1, "pclk_spi1", "pclk_bus_pre", 0, PX30_CLKGATE_CON(15), 2, GFLAGS),
Dclk-rk3399.c1047 GATE(PCLK_SPI1, "pclk_spi1", "pclk_perilp1", 0, RK3399_CLKGATE_CON(23), 11, GFLAGS),
Dclk-rk3568.c1350 GATE(PCLK_SPI1, "pclk_spi1", "pclk_bus", 0,
/linux-5.19.10/arch/arm64/boot/dts/rockchip/
Drk3368.dtsi249 clocks = <&cru SCLK_SPI1>, <&cru PCLK_SPI1>;
Drk3308.dtsi376 clocks = <&cru SCLK_SPI1>, <&cru PCLK_SPI1>;
Drk356x.dtsi997 clocks = <&cru CLK_SPI1>, <&cru PCLK_SPI1>;

12