Home
last modified time | relevance | path

Searched refs:PCLK_GPIO0 (Results 1 – 25 of 27) sorted by relevance

12

/linux-5.19.10/include/dt-bindings/clock/
Drk3036-cru.h60 #define PCLK_GPIO0 320 macro
Drk3188-cru-common.h93 #define PCLK_GPIO0 341 macro
Drk3128-cru.h93 #define PCLK_GPIO0 320 macro
Drk3228-cru.h93 #define PCLK_GPIO0 320 macro
Drk3288-cru.h112 #define PCLK_GPIO0 320 macro
Drk3308-cru.h194 #define PCLK_GPIO0 215 macro
Drk3328-cru.h131 #define PCLK_GPIO0 200 macro
Drk3368-cru.h107 #define PCLK_GPIO0 320 macro
Drk3568-cru.h59 #define PCLK_GPIO0 46 macro
/linux-5.19.10/drivers/clk/rockchip/
Dclk-rk3036.c423 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 9, GFLAGS),
Dclk-rk3128.c520 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 9, GFLAGS),
Dclk-rk3228.c609 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_cpu", 0, RK2928_CLKGATE_CON(9), 8, GFLAGS),
Dclk-rk3328.c779 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_bus", 0, RK3328_CLKGATE_CON(16), 7, GFLAGS),
Dclk-rk3188.c498 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_cpu", 0, RK2928_CLKGATE_CON(8), 9, GFLAGS),
Dclk-rk3368.c828 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_pd_pmu", 0, RK3368_CLKGATE_CON(23), 4, GFLAGS),
Dclk-rk3288.c781 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_pd_pmu", 0, RK3288_CLKGATE_CON(17), 4, GFLAGS),
Dclk-rk3308.c882 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_bus", 0, RK3308_CLKGATE_CON(6), 12, GFLAGS),
Dclk-rk3568.c1500 GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_pdpmu", 0,
/linux-5.19.10/arch/arm/boot/dts/
Drk3188.dtsi231 clocks = <&cru PCLK_GPIO0>;
Drk3066a.dtsi280 clocks = <&cru PCLK_GPIO0>;
Drk3036.dtsi584 clocks = <&cru PCLK_GPIO0>;
Drk322x.dtsi955 clocks = <&cru PCLK_GPIO0>;
/linux-5.19.10/arch/arm64/boot/dts/rockchip/
Drk3368.dtsi983 clocks = <&cru PCLK_GPIO0>;
Drk3308.dtsi798 clocks = <&cru PCLK_GPIO0>;
Drk356x.dtsi1487 clocks = <&pmucru PCLK_GPIO0>, <&pmucru DBCLK_GPIO0>;

12