| /linux-5.19.10/drivers/gpu/drm/amd/amdgpu/ |
| D | si_enums.h | 259 #define PACKET3_SET_CONFIG_REG 0x68 macro
|
| D | soc15d.h | 285 #define PACKET3_SET_CONFIG_REG 0x68 macro
|
| D | nvd.h | 318 #define PACKET3_SET_CONFIG_REG 0x68 macro
|
| D | vid.h | 339 #define PACKET3_SET_CONFIG_REG 0x68 macro
|
| D | cikd.h | 457 #define PACKET3_SET_CONFIG_REG 0x68 macro
|
| D | gfx_v6_0.c | 1794 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); in gfx_v6_0_ring_test_ring()
1824 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); in gfx_v6_0_ring_emit_fence()
1901 ib.ptr[0] = PACKET3(PACKET3_SET_CONFIG_REG, 1); in gfx_v6_0_ring_test_ib()
|
| D | sid.h | 1845 #define PACKET3_SET_CONFIG_REG 0x68 macro
|
| D | gfx_v7_0.c | 2280 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); in gfx_v7_0_ring_emit_ib_compute()
|
| D | gfx_v11_0.c | 5439 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); in gfx_v11_0_ring_emit_ib_compute()
|
| D | gfx_v8_0.c | 6161 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); in gfx_v8_0_ring_emit_ib_compute()
|
| D | gfx_v9_0.c | 5363 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); in gfx_v9_0_ring_emit_ib_compute()
|
| D | gfx_v10_0.c | 8645 amdgpu_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); in gfx_v10_0_ring_emit_ib_compute()
|
| /linux-5.19.10/drivers/gpu/drm/radeon/ |
| D | r600.c | 2842 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); in r600_ring_test()
2902 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); in r600_fence_ring_emit()
2906 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); in r600_fence_ring_emit()
2991 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); in r600_copy_cpdma()
3011 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); in r600_copy_cpdma()
3373 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); in r600_ring_ib_execute()
3415 ib.ptr[0] = PACKET3(PACKET3_SET_CONFIG_REG, 1); in r600_ib_test()
|
| D | nid.h | 1269 #define PACKET3_SET_CONFIG_REG 0x68 macro
|
| D | sid.h | 1782 #define PACKET3_SET_CONFIG_REG 0x68 macro
|
| D | cikd.h | 1925 #define PACKET3_SET_CONFIG_REG 0x68 macro
|
| D | si.c | 3376 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); in si_fence_ring_emit()
3415 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); in si_ring_ib_execute()
3442 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); in si_ring_ib_execute()
4616 case PACKET3_SET_CONFIG_REG: in si_vm_packet3_gfx_check()
|
| D | evergreen_cs.c | 2299 case PACKET3_SET_CONFIG_REG: in evergreen_packet3_check()
3420 case PACKET3_SET_CONFIG_REG: in evergreen_vm_packet3_check()
|
| D | evergreend.h | 1665 #define PACKET3_SET_CONFIG_REG 0x68 macro
|
| D | ni.c | 1425 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); in cayman_ring_ib_execute()
|
| D | r600d.h | 1686 #define PACKET3_SET_CONFIG_REG 0x68 macro
|
| D | r600_cs.c | 1910 case PACKET3_SET_CONFIG_REG: in r600_packet3_check()
|
| D | evergreen.c | 2942 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1)); in evergreen_ring_ib_execute()
|