Home
last modified time | relevance | path

Searched refs:MaxClock (Results 1 – 25 of 30) sorted by relevance

12

/linux-5.19.10/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/
Ddcn316_clk_mgr.c369 table->WatermarkRow[WM_DCFCLK][num_valid_sets].MaxClock = 0xFFFF; in dcn316_build_watermark_ranges()
385 table->WatermarkRow[WM_DCFCLK][num_valid_sets].MaxClock = 0xFFFF; in dcn316_build_watermark_ranges()
388 table->WatermarkRow[WM_DCFCLK][num_valid_sets - 1].MaxClock = 0xFFFF; in dcn316_build_watermark_ranges()
399 table->WatermarkRow[WM_DCFCLK][num_valid_sets - 1].MaxClock = 0xFFFF; in dcn316_build_watermark_ranges()
404 table->WatermarkRow[WM_SOCCLK][0].MaxClock = 0xFFFF; in dcn316_build_watermark_ranges()
Ddcn316_smu.h42 uint16_t MaxClock; // This is either DCFCLK or SOCCLK (in MHz) member
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/
Ddcn30_smu11_driver_if.h25 uint16_t MaxClock; // This is either DCEFCLK or SOCCLK (in MHz) member
Ddcn30_clk_mgr.c389 …table->Watermarks.WatermarkRow[WM_DCEFCLK][i].MaxClock = clk_mgr->base.bw_params->wm_table.nv_entr… in dcn3_notify_wm_ranges()
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/
Dvg_clk_mgr.c400 table->WatermarkRow[WM_DCFCLK][num_valid_sets].MaxClock = 0xFFFF; in vg_build_watermark_ranges()
416 table->WatermarkRow[WM_DCFCLK][num_valid_sets].MaxClock = 0xFFFF; in vg_build_watermark_ranges()
419 table->WatermarkRow[WM_DCFCLK][num_valid_sets - 1].MaxClock = 0xFFFF; in vg_build_watermark_ranges()
430 table->WatermarkRow[WM_DCFCLK][num_valid_sets - 1].MaxClock = 0xFFFF; in vg_build_watermark_ranges()
435 table->WatermarkRow[WM_SOCCLK][0].MaxClock = 0xFFFF; in vg_build_watermark_ranges()
Ddcn301_smu.h57 uint16_t MaxClock; // This is either DCFCLK or SOCCLK (in MHz) member
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
Ddcn31_clk_mgr.c428 table->WatermarkRow[WM_DCFCLK][num_valid_sets].MaxClock = 0xFFFF; in dcn31_build_watermark_ranges()
444 table->WatermarkRow[WM_DCFCLK][num_valid_sets].MaxClock = 0xFFFF; in dcn31_build_watermark_ranges()
447 table->WatermarkRow[WM_DCFCLK][num_valid_sets - 1].MaxClock = 0xFFFF; in dcn31_build_watermark_ranges()
458 table->WatermarkRow[WM_DCFCLK][num_valid_sets - 1].MaxClock = 0xFFFF; in dcn31_build_watermark_ranges()
463 table->WatermarkRow[WM_SOCCLK][0].MaxClock = 0xFFFF; in dcn31_build_watermark_ranges()
Ddcn31_smu.h53 uint16_t MaxClock; // This is either DCFCLK or SOCCLK (in MHz) member
/linux-5.19.10/drivers/gpu/drm/amd/pm/powerplay/inc/
Dsmu10_driver_if.h52 uint16_t MaxClock; /* This is either DCFCLK or SOCCLK (in MHz) */ member
Dsmu9_driver_if.h329 uint16_t MaxClock; // This is either DCEFCLK or SOCCLK (in MHz) member
Dsmu11_driver_if.h680 uint16_t MaxClock; member
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/
Ddcn315_clk_mgr.c363 table->WatermarkRow[WM_DCFCLK][num_valid_sets].MaxClock = 0xFFFF; in dcn315_build_watermark_ranges()
379 table->WatermarkRow[WM_DCFCLK][num_valid_sets].MaxClock = 0xFFFF; in dcn315_build_watermark_ranges()
382 table->WatermarkRow[WM_DCFCLK][num_valid_sets - 1].MaxClock = 0xFFFF; in dcn315_build_watermark_ranges()
393 table->WatermarkRow[WM_DCFCLK][num_valid_sets - 1].MaxClock = 0xFFFF; in dcn315_build_watermark_ranges()
398 table->WatermarkRow[WM_SOCCLK][0].MaxClock = 0xFFFF; in dcn315_build_watermark_ranges()
Ddcn315_smu.h43 uint16_t MaxClock; // This is either DCFCLK or SOCCLK (in MHz) member
/linux-5.19.10/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
Dsmu13_driver_if_v13_0_5.h53 uint16_t MaxClock; // This is either DCFCLK or SOCCLK (in MHz) member
Dsmu13_driver_if_yellow_carp.h51 uint16_t MaxClock; // This is either DCFCLK or SOCCLK (in MHz) member
Dsmu12_driver_if.h52 uint16_t MaxClock; // This is either DCFCLK or SOCCLK (in MHz) member
Dsmu13_driver_if_v13_0_4.h52 uint16_t MaxClock; // This is either DCFCLK or SOCCLK (in MHz) member
Dsmu11_driver_if_vangogh.h51 uint16_t MaxClock; // This is either DCFCLK or SOCCLK (in MHz) member
/linux-5.19.10/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dsmu_helper.h37 uint16_t MaxClock; member
Dsmu_helper.c741 table->WatermarkRow[1][i].MaxClock = in smu_set_watermarks_for_clocks_ranges()
762 table->WatermarkRow[0][i].MaxClock = in smu_set_watermarks_for_clocks_ranges()
/linux-5.19.10/drivers/gpu/drm/amd/pm/swsmu/smu13/
Dsmu_v13_0_5_ppt.c405 table->WatermarkRow[WM_DCFCLK][i].MaxClock = in smu_v13_0_5_set_watermarks_table()
419 table->WatermarkRow[WM_SOCCLK][i].MaxClock = in smu_v13_0_5_set_watermarks_table()
Dsmu_v13_0_4_ppt.c657 table->WatermarkRow[WM_DCFCLK][i].MaxClock = in smu_v13_0_4_set_watermarks_table()
671 table->WatermarkRow[WM_SOCCLK][i].MaxClock = in smu_v13_0_4_set_watermarks_table()
Dyellow_carp_ppt.c495 table->WatermarkRow[WM_DCFCLK][i].MaxClock = in yellow_carp_set_watermarks_table()
509 table->WatermarkRow[WM_SOCCLK][i].MaxClock = in yellow_carp_set_watermarks_table()
/linux-5.19.10/drivers/gpu/drm/amd/pm/powerplay/inc/vega12/
Dsmu9_driver_if.h573 uint16_t MaxClock; member
/linux-5.19.10/drivers/gpu/drm/amd/pm/swsmu/smu12/
Drenoir_ppt.c1049 table->WatermarkRow[WM_DCFCLK][i].MaxClock = in renoir_set_watermarks_table()
1065 table->WatermarkRow[WM_SOCCLK][i].MaxClock = in renoir_set_watermarks_table()

12