Home
last modified time | relevance | path

Searched refs:MPLL_SEQ_UCODE_2__INSTR10__SHIFT (Results 1 – 3 of 3) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gmc/
Dgmc_6_0_sh_mask.h11487 #define MPLL_SEQ_UCODE_2__INSTR10__SHIFT 0x00000008 macro
Dgmc_7_1_sh_mask.h9424 #define MPLL_SEQ_UCODE_2__INSTR10__SHIFT 0x8 macro
Dgmc_8_1_sh_mask.h10336 #define MPLL_SEQ_UCODE_2__INSTR10__SHIFT 0x8 macro