Home
last modified time | relevance | path

Searched refs:MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK (Results 1 – 17 of 17) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/display/dc/dce/
Ddce_dmcu.c65 #define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK 0x00000001L macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_sh_mask.h7671 #define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK 0x00000001L macro
Ddce_8_0_sh_mask.h8153 #define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK 0x1 macro
Ddce_10_0_sh_mask.h7217 #define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK 0x1 macro
Ddce_11_0_sh_mask.h7107 #define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK 0x1 macro
Ddce_11_2_sh_mask.h8219 #define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK 0x1 macro
Ddce_12_0_sh_mask.h5120 #define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK … macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_sh_mask.h1751 #define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK … macro
Ddcn_1_0_sh_mask.h4139 #define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK … macro
Ddcn_2_1_0_sh_mask.h2645 #define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK … macro
Ddcn_3_0_1_sh_mask.h2846 #define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK … macro
Ddcn_3_1_2_sh_mask.h2330 #define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK … macro
Ddcn_3_1_5_sh_mask.h1687 #define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK … macro
Ddcn_3_0_2_sh_mask.h2806 #define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK … macro
Ddcn_3_1_6_sh_mask.h2897 #define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK … macro
Ddcn_2_0_0_sh_mask.h2913 #define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK … macro
Ddcn_3_0_0_sh_mask.h2902 #define MASTER_COMM_CNTL_REG__MASTER_COMM_INTERRUPT_MASK … macro