Home
last modified time | relevance | path

Searched refs:IP2_3_0 (Results 1 – 10 of 10) sorted by relevance

/linux-5.19.10/drivers/pinctrl/renesas/
Dpfc-r8a77970.c50 #define GPSR0_16 F_(DU_DB6, IP2_3_0)
179 #define IP2_3_0 FM(DU_DB6) F_(0, 0) F_(0, 0) FM(A16) FM(FXR_TXENB_N) F_(0, 0) F_(0, 0) F_(0, … macro
268 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
459 PINMUX_IPSR_GPSR(IP2_3_0, DU_DB6),
460 PINMUX_IPSR_GPSR(IP2_3_0, A16),
461 PINMUX_IPSR_GPSR(IP2_3_0, FXR_TXENB_N),
2259 IP2_3_0 ))
Dpfc-r8a77980.c51 #define GPSR0_16 F_(DU_DB6, IP2_3_0)
212 #define IP2_3_0 FM(DU_DB6) FM(MSIOF3_RXD) F_(0, 0) FM(A16) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0… macro
317 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
538 PINMUX_IPSR_GPSR(IP2_3_0, DU_DB6),
539 PINMUX_IPSR_GPSR(IP2_3_0, MSIOF3_RXD),
540 PINMUX_IPSR_GPSR(IP2_3_0, A16),
2712 IP2_3_0 ))
Dpfc-r8a7779.c729 PINMUX_IPSR_MSEL(IP2_3_0, HRX0, SEL_HSCIF0_0),
730 PINMUX_IPSR_MSEL(IP2_3_0, RX1, SEL_SCIF1_0),
731 PINMUX_IPSR_GPSR(IP2_3_0, SCKZ),
732 PINMUX_IPSR_MSEL(IP2_3_0, RTS0_C_TANS_C, SEL_SCIF0_2),
733 PINMUX_IPSR_GPSR(IP2_3_0, SUB_TDI),
734 PINMUX_IPSR_GPSR(IP2_3_0, CC5_STATE3),
735 PINMUX_IPSR_GPSR(IP2_3_0, CC5_STATE11),
736 PINMUX_IPSR_GPSR(IP2_3_0, CC5_STATE19),
737 PINMUX_IPSR_GPSR(IP2_3_0, CC5_STATE27),
738 PINMUX_IPSR_GPSR(IP2_3_0, CC5_STATE35),
Dpfc-r8a77995.c78 #define GPSR1_9 F_(DU_DG1, IP2_3_0)
225 #define IP2_3_0 FM(DU_DG1) FM(LCDOUT9) FM(MSIOF3_SYNC_B) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_… macro
359 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
597 PINMUX_IPSR_GPSR(IP2_3_0, DU_DG1),
598 PINMUX_IPSR_GPSR(IP2_3_0, LCDOUT9),
599 PINMUX_IPSR_MSEL(IP2_3_0, MSIOF3_SYNC_B, SEL_MSIOF3_1),
2700 IP2_3_0 ))
Dpfc-r8a77950.c125 #define GPSR1_1 F_(A1, IP2_3_0)
269 #define IP2_3_0 FM(A1) FM(LCDOUT17) FM(MSIOF3_TXD_B) F_(0, 0) FM(VI4_DATA9) F_(0, 0) FM(DU_DB1… macro
435 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
736 PINMUX_IPSR_GPSR(IP2_3_0, A1),
737 PINMUX_IPSR_GPSR(IP2_3_0, LCDOUT17),
738 PINMUX_IPSR_MSEL(IP2_3_0, MSIOF3_TXD_B, SEL_MSIOF3_1),
739 PINMUX_IPSR_GPSR(IP2_3_0, VI4_DATA9),
740 PINMUX_IPSR_GPSR(IP2_3_0, DU_DB1),
741 PINMUX_IPSR_MSEL(IP2_3_0, PWM4_A, SEL_PWM4_0),
4937 IP2_3_0 ))
Dpfc-r8a77965.c131 #define GPSR1_1 F_(A1, IP2_3_0)
275 #define IP2_3_0 FM(A1) FM(LCDOUT17) FM(MSIOF3_TXD_B) F_(0, 0) FM(VI4_DATA9) F_(0, 0) FM(DU_DB1… macro
450 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
749 PINMUX_IPSR_GPSR(IP2_3_0, A1),
750 PINMUX_IPSR_GPSR(IP2_3_0, LCDOUT17),
751 PINMUX_IPSR_MSEL(IP2_3_0, MSIOF3_TXD_B, SEL_MSIOF3_1),
752 PINMUX_IPSR_GPSR(IP2_3_0, VI4_DATA9),
753 PINMUX_IPSR_GPSR(IP2_3_0, DU_DB1),
754 PINMUX_IPSR_MSEL(IP2_3_0, PWM4_A, SEL_PWM4_0),
5571 IP2_3_0 ))
Dpfc-r8a77951.c126 #define GPSR1_1 F_(A1, IP2_3_0)
270 #define IP2_3_0 FM(A1) FM(LCDOUT17) FM(MSIOF3_TXD_B) F_(0, 0) FM(VI4_DATA9) F_(0, 0) FM(DU_DB1… macro
445 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
743 PINMUX_IPSR_GPSR(IP2_3_0, A1),
744 PINMUX_IPSR_GPSR(IP2_3_0, LCDOUT17),
745 PINMUX_IPSR_MSEL(IP2_3_0, MSIOF3_TXD_B, SEL_MSIOF3_1),
746 PINMUX_IPSR_GPSR(IP2_3_0, VI4_DATA9),
747 PINMUX_IPSR_GPSR(IP2_3_0, DU_DB1),
748 PINMUX_IPSR_MSEL(IP2_3_0, PWM4_A, SEL_PWM4_0),
5375 IP2_3_0 ))
Dpfc-r8a7796.c131 #define GPSR1_1 F_(A1, IP2_3_0)
275 #define IP2_3_0 FM(A1) FM(LCDOUT17) FM(MSIOF3_TXD_B) F_(0, 0) FM(VI4_DATA9) F_(0, 0) FM(DU_DB1… macro
450 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
747 PINMUX_IPSR_GPSR(IP2_3_0, A1),
748 PINMUX_IPSR_GPSR(IP2_3_0, LCDOUT17),
749 PINMUX_IPSR_MSEL(IP2_3_0, MSIOF3_TXD_B, SEL_MSIOF3_1),
750 PINMUX_IPSR_GPSR(IP2_3_0, VI4_DATA9),
751 PINMUX_IPSR_GPSR(IP2_3_0, DU_DB1),
752 PINMUX_IPSR_MSEL(IP2_3_0, PWM4_A, SEL_PWM4_0),
5330 IP2_3_0 ))
Dpfc-r8a77470.c615 PINMUX_IPSR_GPSR(IP2_3_0, D6),
616 PINMUX_IPSR_GPSR(IP2_3_0, HTX2),
617 PINMUX_IPSR_MSEL(IP2_3_0, SDA1_B, SEL_I2C01_1),
618 PINMUX_IPSR_GPSR(IP2_3_0, PWM4_C),
Dpfc-r8a77990.c117 #define GPSR2_20 F_(AVB_TXCREFCLK, IP2_3_0)
229 #define IP2_3_0 FM(AVB_TXCREFCLK) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, … macro
385 FM(IP0_3_0) IP0_3_0 FM(IP1_3_0) IP1_3_0 FM(IP2_3_0) IP2_3_0 FM(IP3_3_0) IP3_3_0 \
616 PINMUX_IPSR_GPSR(IP2_3_0, AVB_TXCREFCLK),
4814 IP2_3_0 ))