Home
last modified time | relevance | path

Searched refs:IO_ADDRESS (Results 1 – 18 of 18) sorted by relevance

/linux-5.19.10/arch/arm/mach-lpc32xx/
Dcommon.c79 .virtual = (unsigned long)IO_ADDRESS(LPC32XX_AHB0_START),
85 .virtual = (unsigned long)IO_ADDRESS(LPC32XX_AHB1_START),
91 .virtual = (unsigned long)IO_ADDRESS(LPC32XX_FABAPB_START),
97 .virtual = (unsigned long)IO_ADDRESS(LPC32XX_IRAM_BASE),
Dpm.c76 #define TEMP_IRAM_AREA IO_ADDRESS(LPC32XX_IRAM_BASE)
Dlpc32xx.h711 #define IO_ADDRESS(x) IOMEM(((((x) & 0xff000000) >> 4) | ((x) & 0xfffff)) |\ macro
714 #define io_p2v(x) ((void __iomem *) (unsigned long) IO_ADDRESS(x))
/linux-5.19.10/arch/arm/mach-tegra/
Dreset.c34 IO_ADDRESS(TEGRA_EXCEPTION_VECTORS_BASE + 0x100); in tegra_cpu_reset_handler_set()
35 void __iomem *sb_ctrl = IO_ADDRESS(TEGRA_SB_BASE); in tegra_cpu_reset_handler_set()
58 void __iomem *iram_base = IO_ADDRESS(TEGRA_IRAM_RESET_BASE); in tegra_cpu_reset_handler_enable()
Dreset.h37 (IO_ADDRESS(TEGRA_IRAM_BASE + TEGRA_IRAM_RESET_HANDLER_OFFSET + \
41 (IO_ADDRESS(TEGRA_IRAM_BASE + TEGRA_IRAM_RESET_HANDLER_OFFSET + \
Dpm.c322 memcpy(iram_save_addr, IO_ADDRESS(TEGRA_IRAM_LPx_RESUME_AREA), in tegra_suspend_enter_lp1()
324 memcpy(IO_ADDRESS(TEGRA_IRAM_LPx_RESUME_AREA), in tegra_suspend_enter_lp1()
333 memcpy(IO_ADDRESS(TEGRA_IRAM_LPx_RESUME_AREA), iram_save_addr, in tegra_suspend_exit_lp1()
Dirq.c35 void __iomem *distbase = IO_ADDRESS(TEGRA_ARM_INT_DIST_BASE); in tegra_pending_sgi()
Diomap.h127 #define IO_ADDRESS(n) (IO_TO_VIRT(n)) macro
Dplatsmp.c179 scu_enable(IO_ADDRESS(scu_a9_get_base())); in tegra_smp_prepare_cpus()
/linux-5.19.10/arch/arm/mach-versatile/
Dintegrator_cp.c39 .virtual = IO_ADDRESS(INTEGRATOR_IC_BASE),
44 .virtual = IO_ADDRESS(INTEGRATOR_UART0_BASE),
49 .virtual = IO_ADDRESS(INTEGRATOR_CP_SIC_BASE),
Dversatile.c25 #define IO_ADDRESS(x) (((x) & 0x0fffffff) + (((x) >> 4) & 0x0f000000) + 0xf0000000) macro
26 #define __io_address(n) ((void __iomem __force *)IO_ADDRESS(n))
93 .virtual = IO_ADDRESS(VERSATILE_SCTL_BASE),
Dintegrator_ap.c45 .virtual = IO_ADDRESS(INTEGRATOR_IC_BASE),
50 .virtual = IO_ADDRESS(INTEGRATOR_UART0_BASE),
Dintegrator-hardware.h19 #define IO_ADDRESS(x) (((x) & 0x000fffff) | (((x) >> 4) & 0x0ff00000) | IO_BASE) macro
20 #define __io_address(n) ((void __iomem *)IO_ADDRESS(n))
/linux-5.19.10/arch/arm/mach-ux500/
Ddb8500-regs.h184 #define IO_ADDRESS(x) \ macro
188 #define __io_address(n) IOMEM(IO_ADDRESS(n))
/linux-5.19.10/arch/arm/mach-davinci/
Dhardware.h31 #define IO_ADDRESS(pa) IOMEM(__IO_ADDRESS(pa)) macro
Dboard-da850-evm.c1461 __raw_writel(0, IO_ADDRESS(DA8XX_UART1_BASE) + 0x30); in da850_evm_init()
1462 __raw_writel(0, IO_ADDRESS(DA8XX_UART0_BASE) + 0x30); in da850_evm_init()
/linux-5.19.10/drivers/usb/musb/
Ddavinci.c32 #define USB_PHY_CTRL IO_ADDRESS(USBPHY_CTL_PADDR)
33 #define DM355_DEEPSLEEP IO_ADDRESS(DM355_DEEPSLEEP_PADDR)
/linux-5.19.10/drivers/staging/emxx_udc/
Demxx_udc.c113 reg_data = _nbu2ss_readl(IO_ADDRESS(USB_BASE_ADDRESS + i)); in _nbu2ss_dump_register()
116 reg_data = _nbu2ss_readl(IO_ADDRESS(USB_BASE_ADDRESS + i + 4)); in _nbu2ss_dump_register()
119 reg_data = _nbu2ss_readl(IO_ADDRESS(USB_BASE_ADDRESS + i + 8)); in _nbu2ss_dump_register()
122 reg_data = _nbu2ss_readl(IO_ADDRESS(USB_BASE_ADDRESS + i + 12)); in _nbu2ss_dump_register()