Home
last modified time | relevance | path

Searched refs:HDMI_ACR_48_0 (Results 1 – 12 of 12) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/display/dc/dce/
Ddce_stream_encoder.h81 SRI(HDMI_ACR_48_0, DIG, id),\
185 SE_SF(HDMI_ACR_48_0, HDMI_ACR_CTS_48, mask_sh),\
684 uint32_t HDMI_ACR_48_0; member
Ddce_stream_encoder.c1312 REG_UPDATE(HDMI_ACR_48_0, HDMI_ACR_CTS_48, audio_clock_info.cts_48khz); in dce110_se_setup_hdmi_audio()
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_stream_encoder.h72 SRI(HDMI_ACR_48_0, DIG, id),\
165 uint32_t HDMI_ACR_48_0; member
Ddcn10_stream_encoder.c1299 REG_UPDATE(HDMI_ACR_48_0, HDMI_ACR_CTS_48, audio_clock_info.cts_48khz); in enc1_se_setup_hdmi_audio()
/linux-5.19.10/drivers/gpu/drm/radeon/
Devergreen_hdmi.c94 WREG32(HDMI_ACR_48_0 + offset, HDMI_ACR_CTS_48(acr->cts_48khz)); in evergreen_hdmi_update_acr()
Drv770d.h795 #define HDMI_ACR_48_0 0x74bc macro
Devergreend.h649 #define HDMI_ACR_48_0 0x70ec macro
/linux-5.19.10/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_dio_stream_encoder.h74 SRI(HDMI_ACR_48_0, DIG, id),\
Ddcn30_dio_stream_encoder.c748 REG_UPDATE(HDMI_ACR_48_0, HDMI_ACR_CTS_48, audio_clock_info.cts_48khz); in enc3_se_setup_hdmi_audio()
/linux-5.19.10/drivers/gpu/drm/amd/amdgpu/
Ddce_v6_0.c1438 tmp = REG_SET_FIELD(tmp, HDMI_ACR_48_0, HDMI_ACR_CTS_48, acr.cts_48khz); in dce_v6_0_audio_set_acr()
Ddce_v10_0.c1508 tmp = REG_SET_FIELD(tmp, HDMI_ACR_48_0, HDMI_ACR_CTS_48, acr.cts_48khz); in dce_v10_0_afmt_update_ACR()
Ddce_v11_0.c1550 tmp = REG_SET_FIELD(tmp, HDMI_ACR_48_0, HDMI_ACR_CTS_48, acr.cts_48khz); in dce_v11_0_afmt_update_ACR()