Searched refs:GPLL0 (Results 1 – 25 of 63) sorted by relevance
123
| /linux-5.19.10/Documentation/devicetree/bindings/interconnect/ |
| D | qcom,osm-l3.yaml | 55 #define GPLL0 165
62 clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>;
|
| /linux-5.19.10/Documentation/devicetree/bindings/clock/ |
| D | qcom,gpucc-sdm660.yaml | 27 - description: GPLL0 main gpu branch
28 - description: GPLL0 divider gpu branch
|
| D | qcom,qcm2290-dispcc.yaml | 26 - description: GPLL0 source from GCC
27 - description: GPLL0 div source from GCC
|
| D | qcom,gpucc.yaml | 38 - description: GPLL0 main branch source
39 - description: GPLL0 div branch source
|
| D | qcom,sdm845-dispcc.yaml | 28 - description: GPLL0 source from GCC
29 - description: GPLL0 div source from GCC
|
| D | qcom,msm8998-gpucc.yaml | 25 - description: GPLL0 main branch source (gcc_gpu_gpll0_clk_src)
|
| D | qcom,sc7180-dispcc.yaml | 25 - description: GPLL0 source from GCC
|
| D | qcom,dispcc-sm6350.yaml | 25 - description: GPLL0 source from GCC
|
| D | qcom,sc7280-dispcc.yaml | 25 - description: GPLL0 source from GCC
|
| /linux-5.19.10/include/dt-bindings/clock/ |
| D | qcom,gcc-mdm9607.h | 9 #define GPLL0 0 macro
|
| D | qcom,gcc-sdx55.h | 10 #define GPLL0 3 macro
|
| D | qcom,gcc-sdx65.h | 10 #define GPLL0 0 macro
|
| D | qcom,gcc-sdm660.h | 111 #define GPLL0 101 macro
|
| D | qcom,gcc-sc7180.h | 11 #define GPLL0 1 macro
|
| D | qcom,gcc-msm8994.h | 11 #define GPLL0 1 macro
|
| D | qcom,gcc-sm6350.h | 11 #define GPLL0 0 macro
|
| D | qcom,gcc-msm8916.h | 9 #define GPLL0 0 macro
|
| D | qcom,gcc-qcm2290.h | 10 #define GPLL0 0 macro
|
| D | qcom,gcc-msm8939.h | 9 #define GPLL0 0 macro
|
| D | qcom,gcc-sm6115.h | 10 #define GPLL0 0 macro
|
| D | qcom,gcc-msm8953.h | 183 #define GPLL0 176 macro
|
| D | qcom,gcc-msm8976.h | 11 #define GPLL0 0 macro
|
| D | qcom,gcc-sdm845.h | 175 #define GPLL0 165 macro
|
| D | qcom,gcc-sm8150.h | 207 #define GPLL0 197 macro
|
| /linux-5.19.10/Documentation/devicetree/bindings/cpufreq/ |
| D | cpufreq-qcom-hw.yaml | 48 - description: GPLL0 Clock
195 clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GPLL0>;
|
123