Home
last modified time | relevance | path

Searched refs:GENMO_WT__VGA_HSYNC_POL_MASK (Results 1 – 15 of 15) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_sh_mask.h7175 #define GENMO_WT__VGA_HSYNC_POL_MASK 0x00000040L macro
Ddce_8_0_sh_mask.h10615 #define GENMO_WT__VGA_HSYNC_POL_MASK 0x40 macro
Ddce_10_0_sh_mask.h10999 #define GENMO_WT__VGA_HSYNC_POL_MASK 0x40 macro
Ddce_11_0_sh_mask.h10811 #define GENMO_WT__VGA_HSYNC_POL_MASK 0x40 macro
Ddce_11_2_sh_mask.h12065 #define GENMO_WT__VGA_HSYNC_POL_MASK 0x40 macro
Ddce_12_0_sh_mask.h2213 #define GENMO_WT__VGA_HSYNC_POL_MASK … macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_sh_mask.h250 #define GENMO_WT__VGA_HSYNC_POL_MASK … macro
Ddcn_1_0_sh_mask.h852 #define GENMO_WT__VGA_HSYNC_POL_MASK … macro
Ddcn_3_0_1_sh_mask.h345 #define GENMO_WT__VGA_HSYNC_POL_MASK … macro
Ddcn_3_1_2_sh_mask.h345 #define GENMO_WT__VGA_HSYNC_POL_MASK … macro
Ddcn_3_1_5_sh_mask.h5153 #define GENMO_WT__VGA_HSYNC_POL_MASK … macro
Ddcn_3_0_2_sh_mask.h263 #define GENMO_WT__VGA_HSYNC_POL_MASK … macro
Ddcn_3_1_6_sh_mask.h360 #define GENMO_WT__VGA_HSYNC_POL_MASK … macro
Ddcn_2_0_0_sh_mask.h263 #define GENMO_WT__VGA_HSYNC_POL_MASK … macro
Ddcn_3_0_0_sh_mask.h243 #define GENMO_WT__VGA_HSYNC_POL_MASK … macro