Home
last modified time | relevance | path

Searched refs:F_PL_INTR_PCIX (Results 1 – 2 of 2) sorted by relevance

/linux-5.19.10/drivers/net/ethernet/chelsio/cxgb/
Dsubr.c794 adapter->slow_intr_mask |= F_PL_INTR_EXT | F_PL_INTR_PCIX; in t1_interrupts_enable()
795 pl_intr |= F_PL_INTR_EXT | F_PL_INTR_PCIX; in t1_interrupts_enable()
846 writel(pl_intr | F_PL_INTR_EXT | F_PL_INTR_PCIX, in t1_interrupts_clear()
873 if (cause & F_PL_INTR_PCIX) { in asic_slow_intr()
Dregs.h1788 #define F_PL_INTR_PCIX V_PL_INTR_PCIX(1U) macro