Home
last modified time | relevance | path

Searched refs:CP_MEM_SLP_CNTL__CP_MEM_LS_EN__SHIFT (Results 1 – 10 of 10) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_6_0_sh_mask.h2599 #define CP_MEM_SLP_CNTL__CP_MEM_LS_EN__SHIFT 0x00000000 macro
Dgfx_7_2_sh_mask.h1436 #define CP_MEM_SLP_CNTL__CP_MEM_LS_EN__SHIFT 0x0 macro
Dgfx_8_0_sh_mask.h1880 #define CP_MEM_SLP_CNTL__CP_MEM_LS_EN__SHIFT 0x0 macro
Dgfx_8_1_sh_mask.h2402 #define CP_MEM_SLP_CNTL__CP_MEM_LS_EN__SHIFT 0x0 macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h11206 #define CP_MEM_SLP_CNTL__CP_MEM_LS_EN__SHIFT … macro
Dgc_9_1_sh_mask.h12687 #define CP_MEM_SLP_CNTL__CP_MEM_LS_EN__SHIFT … macro
Dgc_9_2_1_sh_mask.h12485 #define CP_MEM_SLP_CNTL__CP_MEM_LS_EN__SHIFT … macro
Dgc_9_4_2_sh_mask.h2594 #define CP_MEM_SLP_CNTL__CP_MEM_LS_EN__SHIFT … macro
Dgc_10_1_0_sh_mask.h18173 #define CP_MEM_SLP_CNTL__CP_MEM_LS_EN__SHIFT … macro
Dgc_10_3_0_sh_mask.h16524 #define CP_MEM_SLP_CNTL__CP_MEM_LS_EN__SHIFT … macro