Searched refs:CP_INT_CNTL (Results 1 – 12 of 12) sorted by relevance
| /linux-5.19.10/drivers/gpu/drm/amd/pm/powerplay/inc/ |
| D | smu73_discrete.h | 495 uint32_t CP_INT_CNTL; member
|
| D | smu74_discrete.h | 490 uint32_t CP_INT_CNTL; member
|
| D | smu72_discrete.h | 499 uint32_t CP_INT_CNTL; member
|
| D | smu75_discrete.h | 501 uint32_t CP_INT_CNTL; member
|
| /linux-5.19.10/drivers/gpu/drm/radeon/ |
| D | nid.h | 494 #define CP_INT_CNTL 0xC124 macro
|
| D | evergreend.h | 1246 #define CP_INT_CNTL 0xc124 macro
|
| D | ni.c | 1383 WREG32(CP_INT_CNTL, cp_int_cntl); in cayman_cp_int_cntl_setup()
|
| D | r600d.h | 714 #define CP_INT_CNTL 0xc124 macro
|
| D | r600.c | 3622 WREG32(CP_INT_CNTL, CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE); in r600_disable_interrupt_state()
3873 WREG32(CP_INT_CNTL, cp_int_cntl); in r600_irq_set()
|
| D | evergreen.c | 4472 WREG32(CP_INT_CNTL, CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE); in evergreen_disable_interrupt_state()
4567 WREG32(CP_INT_CNTL, cp_int_cntl); in evergreen_irq_set()
|
| /linux-5.19.10/drivers/gpu/drm/amd/amdgpu/ |
| D | gfx_v11_0.c | 5083 data = REG_SET_FIELD(data, CP_INT_CNTL, CNTX_BUSY_INT_ENABLE, 1); in gfx_v11_0_update_coarse_grain_clock_gating()
5084 data = REG_SET_FIELD(data, CP_INT_CNTL, CNTX_EMPTY_INT_ENABLE, 1); in gfx_v11_0_update_coarse_grain_clock_gating()
5085 data = REG_SET_FIELD(data, CP_INT_CNTL, CMP_BUSY_INT_ENABLE, 1); in gfx_v11_0_update_coarse_grain_clock_gating()
5086 data = REG_SET_FIELD(data, CP_INT_CNTL, GFX_IDLE_INT_ENABLE, 1); in gfx_v11_0_update_coarse_grain_clock_gating()
|
| D | gfx_v8_0.c | 6574 WREG32_FIELD(CP_INT_CNTL, CP_ECC_ERROR_INT_ENABLE, enable_flag); in gfx_v8_0_set_cp_ecc_int_state()
|