Home
last modified time | relevance | path

Searched refs:CP_HQD_EOP_CONTROL__PEND_SIG_SEM_MASK (Results 1 – 9 of 9) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gca/
Dgfx_8_0_sh_mask.h4119 #define CP_HQD_EOP_CONTROL__PEND_SIG_SEM_MASK 0x80000000 macro
Dgfx_8_1_sh_mask.h4641 #define CP_HQD_EOP_CONTROL__PEND_SIG_SEM_MASK 0x80000000 macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h13096 #define CP_HQD_EOP_CONTROL__PEND_SIG_SEM_MASK … macro
Dgc_9_1_sh_mask.h14400 #define CP_HQD_EOP_CONTROL__PEND_SIG_SEM_MASK … macro
Dgc_9_2_1_sh_mask.h14265 #define CP_HQD_EOP_CONTROL__PEND_SIG_SEM_MASK … macro
Dgc_9_4_2_sh_mask.h4198 #define CP_HQD_EOP_CONTROL__PEND_SIG_SEM_MASK … macro
Dgc_11_0_0_sh_mask.h17639 #define CP_HQD_EOP_CONTROL__PEND_SIG_SEM_MASK … macro
Dgc_10_1_0_sh_mask.h20400 #define CP_HQD_EOP_CONTROL__PEND_SIG_SEM_MASK … macro
Dgc_10_3_0_sh_mask.h18622 #define CP_HQD_EOP_CONTROL__PEND_SIG_SEM_MASK … macro