| /linux-5.19.10/include/dt-bindings/clock/ |
| D | exynos5410.h | 36 #define CLK_UART0 257 macro
|
| D | actions,s500-cmu.h | 58 #define CLK_UART0 38 macro
|
| D | actions,s700-cmu.h | 58 #define CLK_UART0 36 macro
|
| D | actions,s900-cmu.h | 85 #define CLK_UART0 67 macro
|
| D | pistachio-clk.h | 39 #define CLK_UART0 48 macro
|
| D | exynos5250.h | 93 #define CLK_UART0 289 macro
|
| D | s5pv210.h | 161 #define CLK_UART0 143 macro
|
| D | exynos4.h | 150 #define CLK_UART0 312 macro
|
| D | exynos5420.h | 66 #define CLK_UART0 257 macro
|
| D | exynos3250.h | 222 #define CLK_UART0 216 macro
|
| D | sprd,sc9860-clk.h | 85 #define CLK_UART0 2 macro
|
| /linux-5.19.10/drivers/clk/samsung/ |
| D | clk-exynos5410.c | 197 GATE(CLK_UART0, "uart0", "aclk66", GATE_IP_PERIC, 0, 0, 0),
|
| D | clk-s5pv210.c | 576 GATE(CLK_UART0, "uart0", "dout_pclkp", CLK_GATE_IP3, 17, 0, 0),
|
| D | clk-exynos5250.c | 573 GATE(CLK_UART0, "uart0", "div_aclk66", GATE_IP_PERIC, 0, 0, 0),
|
| D | clk-exynos3250.c | 665 GATE(CLK_UART0, "uart0", "div_aclk_100", GATE_IP_PERIL, 0, 0, 0),
|
| /linux-5.19.10/drivers/clk/pistachio/ |
| D | clk-pistachio.c | 35 GATE(CLK_UART0, "uart0", "uart0_div", 0x104, 16),
|
| /linux-5.19.10/arch/arm64/boot/dts/actions/ |
| D | s700.dtsi | 119 clocks = <&cmu CLK_UART0>;
|
| D | s900.dtsi | 125 clocks = <&cmu CLK_UART0>;
|
| /linux-5.19.10/arch/arm/boot/dts/ |
| D | s5pv210.dtsi | 319 clocks = <&clocks CLK_UART0>, <&clocks CLK_UART0>,
|
| D | owl-s500.dtsi | 136 clocks = <&cmu CLK_UART0>;
|
| D | exynos5410.dtsi | 340 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
|
| /linux-5.19.10/arch/arm64/boot/dts/sprd/ |
| D | whale2.dtsi | 80 <&ap_clk CLK_UART0>, <&ext_26m>;
|
| /linux-5.19.10/drivers/clk/actions/ |
| D | owl-s500.c | 489 [CLK_UART0] = &uart0_clk.common.hw,
|
| D | owl-s700.c | 528 [CLK_UART0] = &clk_uart0.common.hw,
|
| D | owl-s900.c | 676 [CLK_UART0] = &uart0_clk.common.hw,
|