Home
last modified time | relevance | path

Searched refs:CLK_TOP_MUX_PWM (Results 1 – 2 of 2) sorted by relevance

/linux-5.19.10/include/dt-bindings/clock/
Dmt6797-clk.h17 #define CLK_TOP_MUX_PWM 7 macro
/linux-5.19.10/drivers/clk/mediatek/
Dclk-mt6797.c335 MUX_GATE(CLK_TOP_MUX_PWM, "pwm_sel", pwm_parents, 0x0050, 0, 3, 7),