Searched refs:CLK_TOP_MSDC30_2_SEL (Results 1 – 10 of 10) sorted by relevance
| /linux-5.19.10/include/dt-bindings/clock/ |
| D | mt8135-clk.h | 82 #define CLK_TOP_MSDC30_2_SEL 71 macro
|
| D | mt8173-clk.h | 108 #define CLK_TOP_MSDC30_2_SEL 98 macro
|
| D | mt2712-clk.h | 145 #define CLK_TOP_MSDC30_2_SEL 114 macro
|
| D | mt2701-clk.h | 101 #define CLK_TOP_MSDC30_2_SEL 90 macro
|
| D | mt8192-clk.h | 38 #define CLK_TOP_MSDC30_2_SEL 26 macro
|
| /linux-5.19.10/drivers/clk/mediatek/ |
| D | clk-mt8135.c | 366 MUX_GATE(CLK_TOP_MSDC30_2_SEL, "msdc30_2_sel", msdc30_parents, 0x0148, 8, 3, 15),
|
| D | clk-mt2701.c | 518 MUX_GATE(CLK_TOP_MSDC30_2_SEL, "msdc30_2_sel", msdc30_parents,
|
| D | clk-mt2712.c | 773 MUX_GATE(CLK_TOP_MSDC30_2_SEL, "msdc30_2_sel",
|
| D | clk-mt8173.c | 563 MUX_GATE(CLK_TOP_MSDC30_2_SEL, "msdc30_2_sel", msdc30_2_parents, 0x0080, 0, 3, 7),
|
| D | clk-mt8192.c | 770 MUX_GATE_CLR_SET_UPD(CLK_TOP_MSDC30_2_SEL, "msdc30_2_sel",
|