Home
last modified time | relevance | path

Searched refs:CLK_TOP_F_MP0_PLL1 (Results 1 – 3 of 3) sorted by relevance

/linux-5.19.10/include/dt-bindings/clock/
Dmt2712-clk.h68 #define CLK_TOP_F_MP0_PLL1 37 macro
/linux-5.19.10/arch/arm64/boot/dts/mediatek/
Dmt2712e.dtsi90 <&topckgen CLK_TOP_F_MP0_PLL1>;
103 <&topckgen CLK_TOP_F_MP0_PLL1>;
/linux-5.19.10/drivers/clk/mediatek/
Dclk-mt2712.c121 FACTOR(CLK_TOP_F_MP0_PLL1, "f_mp0_pll1_ck", "univpll_d2", 1,