Searched refs:CLK_TOP_DPILVDS_SEL (Results 1 – 6 of 6) sorted by relevance
| /linux-5.19.10/include/dt-bindings/clock/ |
| D | mt8135-clk.h | 95 #define CLK_TOP_DPILVDS_SEL 84 macro
|
| D | mt8173-clk.h | 126 #define CLK_TOP_DPILVDS_SEL 116 macro
|
| D | mt2712-clk.h | 164 #define CLK_TOP_DPILVDS_SEL 133 macro
|
| /linux-5.19.10/drivers/clk/mediatek/ |
| D | clk-mt8135.c | 384 MUX_GATE(CLK_TOP_DPILVDS_SEL, "dpilvds_sel", dpilvds_parents, 0x015c, 24, 3, 31),
|
| D | clk-mt2712.c | 815 MUX_GATE(CLK_TOP_DPILVDS_SEL, "dpilvds_sel",
|
| D | clk-mt8173.c | 589 MUX_GATE(CLK_TOP_DPILVDS_SEL, "dpilvds_sel", dpilvds_parents, 0x00c0, 24, 3, 31),
|