Home
last modified time | relevance | path

Searched refs:CLK_TOP_CAMTG3_SEL (Results 1 – 4 of 4) sorted by relevance

/linux-5.19.10/include/dt-bindings/clock/
Dmt6765-clk.h140 #define CLK_TOP_CAMTG3_SEL 105 macro
Dmt8192-clk.h29 #define CLK_TOP_CAMTG3_SEL 17 macro
/linux-5.19.10/drivers/clk/mediatek/
Dclk-mt6765.c397 MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG3_SEL, "camtg3_sel", camtg_parents,
Dclk-mt8192.c750 MUX_GATE_CLR_SET_UPD(CLK_TOP_CAMTG3_SEL, "camtg3_sel",