Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL2_SEL (Results 1 – 4 of 4) sorted by relevance

/linux-5.19.10/include/dt-bindings/clock/
Dmt7622-clk.h100 #define CLK_TOP_APLL2_SEL 88 macro
Dmt2712-clk.h171 #define CLK_TOP_APLL2_SEL 140 macro
/linux-5.19.10/drivers/clk/mediatek/
Dclk-mt7622.c596 MUX(CLK_TOP_APLL2_SEL, "apll2_ck_sel", apll1_ck_parents,
Dclk-mt2712.c831 MUX_GATE(CLK_TOP_APLL2_SEL, "apll2_sel",