Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL1_D4 (Results 1 – 20 of 20) sorted by relevance

/linux-5.19.10/include/dt-bindings/clock/
Dmt8516-clk.h67 #define CLK_TOP_APLL1_D4 35 macro
Dmt6765-clk.h78 #define CLK_TOP_APLL1_D4 43 macro
Dmt6779-clk.h85 #define CLK_TOP_APLL1_D4 75 macro
Dmt8183-clk.h110 #define CLK_TOP_APLL1_D4 74 macro
Dmt8186-clk.h119 #define CLK_TOP_APLL1_D4 100 macro
Dmt2712-clk.h76 #define CLK_TOP_APLL1_D4 45 macro
Dmt8192-clk.h115 #define CLK_TOP_APLL1_D4 103 macro
Dmt8195-clk.h176 #define CLK_TOP_APLL1_D4 164 macro
/linux-5.19.10/sound/soc/mediatek/mt8192/
Dmt8192-afe-clk.c35 [CLK_TOP_APLL1_D4] = "top_apll1_d4",
109 afe_priv->clk[CLK_TOP_APLL1_D4]); in apll1_mux_setting()
113 aud_clks[CLK_TOP_APLL1_D4], ret); in apll1_mux_setting()
Dmt8192-afe-clk.h192 CLK_TOP_APLL1_D4, enumerator
/linux-5.19.10/drivers/clk/mediatek/
Dclk-mt8186-topckgen.c54 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1", 1, 4),
Dclk-mt8516.c61 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "rg_apll1_d2_en", 1, 2),
Dclk-mt8195-topckgen.c78 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1", 1, 4),
Dclk-mt6779.c73 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1", 1, 4),
Dclk-mt8167.c69 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "rg_apll1_d2_en", 1, 2),
Dclk-mt2712.c137 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1_ck", 1,
Dclk-mt6765.c128 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1_ck", 1, 4),
Dclk-mt8183.c115 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1", 1,
Dclk-mt8192.c67 FACTOR(CLK_TOP_APLL1_D4, "apll1_d4", "apll1", 1, 4),
/linux-5.19.10/arch/arm64/boot/dts/mediatek/
Dmt8192.dtsi778 <&topckgen CLK_TOP_APLL1_D4>,