Searched refs:CLK_TOP_APLL12_DIV7 (Results 1 – 5 of 5) sorted by relevance
| /linux-5.19.10/sound/soc/mediatek/mt8192/ |
| D | mt8192-afe-clk.h | 214 CLK_TOP_APLL12_DIV7, enumerator
|
| D | mt8192-afe-clk.c | 57 [CLK_TOP_APLL12_DIV7] = "top_apll12_div7",
527 .div_clk_id = CLK_TOP_APLL12_DIV7,
|
| /linux-5.19.10/include/dt-bindings/clock/ |
| D | mt8192-clk.h | 162 #define CLK_TOP_APLL12_DIV7 150 macro
|
| /linux-5.19.10/drivers/clk/mediatek/ |
| D | clk-mt8192.c | 870 DIV_GATE(CLK_TOP_APLL12_DIV7, "apll12_div7", "apll_i2s7_m_sel", 0x320, 8, 0x338, 8, 0),
|
| /linux-5.19.10/arch/arm64/boot/dts/mediatek/ |
| D | mt8192.dtsi | 799 <&topckgen CLK_TOP_APLL12_DIV7>,
|