Searched refs:CLK_SCLK_UART1 (Results 1 – 21 of 21) sorted by relevance
| /linux-5.19.10/include/dt-bindings/clock/ |
| D | exynos5410.h | 23 #define CLK_SCLK_UART1 129 macro
|
| D | exynos5250.h | 44 #define CLK_SCLK_UART1 147 macro
|
| D | exynos7-clk.h | 38 #define CLK_SCLK_UART1 4 macro
|
| D | exynos4.h | 65 #define CLK_SCLK_UART1 152 macro
|
| D | exynos5420.h | 30 #define CLK_SCLK_UART1 129 macro
|
| D | exynos3250.h | 254 #define CLK_SCLK_UART1 246 macro
|
| D | exynos5433.h | 436 #define CLK_SCLK_UART1 35 macro
|
| /linux-5.19.10/drivers/clk/samsung/ |
| D | clk-exynos5410.c | 214 GATE(CLK_SCLK_UART1, "sclk_uart1", "div_uart1",
|
| D | clk-exynos5250.c | 493 GATE(CLK_SCLK_UART1, "sclk_uart1", "div_uart1",
|
| D | clk-exynos3250.c | 565 GATE(CLK_SCLK_UART1, "sclk_uart1", "div_uart1",
|
| D | clk-exynos7.c | 363 GATE(CLK_SCLK_UART1, "sclk_uart1", "dout_sclk_uart1",
|
| D | clk-exynos4.c | 779 GATE(CLK_SCLK_UART1, "uclk1", "div_uart1", SRC_MASK_PERIL0, 4,
|
| D | clk-exynos5420.c | 981 GATE(CLK_SCLK_UART1, "sclk_uart1", "dout_uart1",
|
| D | clk-exynos5433.c | 1720 GATE(CLK_SCLK_UART1, "sclk_uart1", "sclk_uart1_peric",
|
| /linux-5.19.10/arch/arm/boot/dts/ |
| D | exynos5410.dtsi | 347 clocks = <&clock CLK_UART1>, <&clock CLK_SCLK_UART1>;
|
| D | exynos3250.dtsi | 522 clocks = <&cmu CLK_UART1>, <&cmu CLK_SCLK_UART1>;
|
| D | exynos4.dtsi | 464 clocks = <&clock CLK_UART1>, <&clock CLK_SCLK_UART1>;
|
| D | exynos5250.dtsi | 1200 clocks = <&clock CLK_UART1>, <&clock CLK_SCLK_UART1>;
|
| D | exynos5420.dtsi | 1323 clocks = <&clock CLK_UART1>, <&clock CLK_SCLK_UART1>;
|
| /linux-5.19.10/arch/arm64/boot/dts/exynos/ |
| D | exynos7.dtsi | 220 <&clock_top0 CLK_SCLK_UART1>,
|
| D | exynos5433.dtsi | 1435 <&cmu_peric CLK_SCLK_UART1>;
|