Home
last modified time | relevance | path

Searched refs:CLK_SATA (Results 1 – 15 of 15) sorted by relevance

/linux-5.19.10/include/dt-bindings/clock/
Dsun9i-a80-ccu.h101 #define CLK_SATA 75 macro
Dsun8i-r40-ccu.h147 #define CLK_SATA 123 macro
Dsun4i-a10-ccu.h153 #define CLK_SATA 122 macro
Dexynos5250.h81 #define CLK_SATA 277 macro
Dexynos4.h140 #define CLK_SATA 302 /* Exynos4210 only */ macro
/linux-5.19.10/Documentation/devicetree/bindings/ata/
Dallwinner,sun8i-r40-ahci.yaml60 clocks = <&ccu CLK_BUS_SATA>, <&ccu CLK_SATA>;
/linux-5.19.10/drivers/clk/sunxi-ng/
Dccu-sun4i-a10.c1166 [CLK_SATA] = &sata_clk.common.hw,
1332 [CLK_SATA] = &sata_clk.common.hw,
Dccu-sun9i-a80.c1047 [CLK_SATA] = &sata_clk.common.hw,
Dccu-sun8i-r40.c1118 [CLK_SATA] = &sata_clk.common.hw,
/linux-5.19.10/drivers/clk/samsung/
Dclk-exynos5250.c558 GATE(CLK_SATA, "sata", "div_aclk200", GATE_IP_FSYS, 6, 0, 0),
Dclk-exynos4.c926 GATE(CLK_SATA, "sata", "aclk133", GATE_IP_FSYS, 10, 0, 0),
/linux-5.19.10/arch/arm/boot/dts/
Dexynos5250.dtsi392 clocks = <&clock CLK_SATA>, <&clock CLK_SCLK_SATA>;
Dsun4i-a10.dtsi602 clocks = <&ccu CLK_AHB_SATA>, <&ccu CLK_SATA>;
Dsun8i-r40.dtsi420 clocks = <&ccu CLK_BUS_SATA>, <&ccu CLK_SATA>;
Dsun7i-a20.dtsi709 clocks = <&ccu CLK_AHB_SATA>, <&ccu CLK_SATA>;