Searched refs:CLK_PERI_UART2_SEL (Results 1 – 10 of 10) sorted by relevance
| /linux-5.19.10/include/dt-bindings/clock/ |
| D | mt8135-clk.h | 182 #define CLK_PERI_UART2_SEL 44 macro
|
| D | mt8173-clk.h | 231 #define CLK_PERI_UART2_SEL 38 macro
|
| D | mt2701-clk.h | 270 #define CLK_PERI_UART2_SEL 47 macro
|
| /linux-5.19.10/arch/arm/boot/dts/ |
| D | mt8135.dtsi | 245 clocks = <&pericfg CLK_PERI_UART2_SEL>, <&pericfg CLK_PERI_UART2>;
|
| D | mt2701.dtsi | 280 clocks = <&pericfg CLK_PERI_UART2_SEL>, <&pericfg CLK_PERI_UART2>;
|
| D | mt7623.dtsi | 403 clocks = <&pericfg CLK_PERI_UART2_SEL>,
|
| /linux-5.19.10/drivers/clk/mediatek/ |
| D | clk-mt8135.c | 513 MUX(CLK_PERI_UART2_SEL, "uart2_ck_sel", uart_ck_sel_parents, 0x40c, 2, 1),
|
| D | clk-mt2701.c | 883 MUX(CLK_PERI_UART2_SEL, "uart2_ck_sel", uart_ck_sel_parents,
|
| D | clk-mt8173.c | 728 MUX(CLK_PERI_UART2_SEL, "uart2_ck_sel", uart_ck_sel_parents, 0x40c, 2, 1),
|
| /linux-5.19.10/arch/arm64/boot/dts/mediatek/ |
| D | mt8173.dtsi | 700 clocks = <&pericfg CLK_PERI_UART2_SEL>, <&pericfg CLK_PERI_UART2>;
|